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PREFACE
This is the final report of work performed under NASA Contract
NAS5-23296 during the period from 13 August 1973 to 11 December 1974. The
report includes the complete functional descriptions and schematics for all
of the subsystems of the Man-computer Interactive Data Access System (McIDAS),
This documentation of McIDAS is the deferred, portion of the final report
on Contract NAS5-21794 also. The many minor changes in the McIDAS hardware
which have been made during the past 18 months areincorporated in the sche-
matics; therefore the documentation set represents the full shaken-down
version.
The sections on Cloud-Track Quality Control and SMS Cloud Heights des-
cribe major portions of the cloud-track wind measurement technique developed
at SSEC. Other major segments such as Navigation and WINDCO have been de-
scribed earlier. It should be noted that development and refinement of all
portions of the cloud-track wind measurement system are continuing. There-
fore, one may expect that details of the system descriptions contained in
this report will differ increasingly from current practice as time goes on.
I would like to thank the authors of several sections of this report for
their excellent work. We all recognize that the number of people who have
contributed to our successes in the McIDAS effort has been large and I view
their work with grateful admiration. Not the least of those who have helped
us has been Mr. Jim Greaves, GSFC Technical Monitor of McIDAS work. Jim has
combined patience with insistence, understanding with firm direction,
flexibility with highest integrity to establish a most effective and enjoy-
able relationship between ourselves and the National Aeronautics and Space
Administration.
Verner E. Suomi
Principal Investigator
1-1
ARCHIVING SMS DATA DURING GATE
GARP Data Systems Tests and the GATE program have requirements for
rather sophisticated SMS image processing for the extraction of meteoro-
logical information. The McIDAS incorporates many of the needed extraction
techniques provided it has a high quality readily accessible data base. The
archive system developed under this contract provides that base.
The archive system consists of a 24 foot parabolic antenna, the re-
ceiver and controller, interface electronics, data buffers and an IVC video
slant track recorder. The storage capability is approximately 32 full reso-
lution SMS images per reel of tape. This represents about 5 x 10 bits per
reel.
Beginning in May 1974 plans were laid for the manning and training of
personnel for the 24 hour archiving effort during GATE. Manuals, logging
forms, etc. were prepared and students hired in anticipation of a 15 June
starting date. However, due to NASA-NOAA system testing, archiving was
not started until 27 June 0830 GMT. The training of the archive personnel
(students) was accomplished by previously checked out staff members during
the first two weeks of archiving. Archive quality checking was done on a
nearly daily basis by displaying 12 samples of data from each data tape
on the McIDAS system. Visual inspection was the only evaluation technique
used. Only two minor problems were observed in the data until 8 August.
One problem was bad chips in the data buffers which resulted in loss of
approximately 1% of the data in each image. This was a continuing problem
throughout the entire archive period as replacement of bad chips frequently
caused others to fail. The other problem was the occasional (.2% per image)
scrabbling of a line of data due to a dropped data bit. This problem was
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eliminated in the first week of archiving. In total, equipment failures
caused the loss of 96 images. One-third of each of 45 additional images
were also lost due to an incomplete fix of one of the equipment problems.
The period of this data loss was 1630 GMT, 6 August to 1800 GMT, 9 August.
A second data recording problem effected data (184 images) between 1030
GMT, 12 September -and 0400 GMT, 16 September. The problem was a drift in
the alignment of record slant track recorder. The data quality is very
high, but playback requires continuous manual adjustment of the playback
recorder alignment. Archiving was completed as of 2350 GMT, 28 September
1974 at the end of GATE.
The statistics for the archive are as follows:
4437 Images transmitted
4 Images missed by operator errors
96 Images unusable due to equipment failure
4337 Usable images recorded (97.75%)
45 Degraded (noisy third line)
4292 High quality images recorded (96.75%)
184 Difficult to read
4108 Operational usable high quality images recorded (92.59%)
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CLOUD-TRACK QUALITY CONTROL
INTRODUCTION
Any set technique for tracking cloud motions has inherent limitations
on the accuracy of its results. If such tracking errors can be reduced
by discarding apparently bad measurements, the value of the remaining
wind vectors increases due to their increased reliability. However, bad
measurements cannot be discarded without losing some accompanying good
measurements. Quality measurements,compensation for missing data, and
smoothing techniques can provide vector sets which will produce a better
estimate of the wind field than will a data set containing spurious
anomalies that distort the true circulation. This philosophy has guided
the selection of a number of wind quality control criteria which discard
measurements with a high probability of being in error while maintaining
the through-put of the McIDAS.
How can such criteria be set? The image match procedures on the McIDAS "~
determines a cloud's displacement based on the similarity of cloud features
from two different satellite images taken over the same area at two different
times. If this similarity satisfies a 'best fit' criterion in comparison
to all other lag positions under consideration, that displacement is
assigned to the cloud's motion. If the image match procedure is determined
to have failed or to be below acceptable quality based on further criteria,
that measurement will be discarded.
Four such criteria are discussed in this report. In the SSEC McIDAS
these quality control criteria are combined with an operator's careful
judgement to minimize the possibility of a bad measurement being accepted
by the system.
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Three techniques are applied during the image matching process; the
last technique is not utilized until after wind vectors have been gener-
ated. Two methods require wind vector pairs separated by a time interval
of 30-60 minutes. McIDAS wind computation is a cloud tracking process,
which accumulates cloud motion measurements by tracking individual cloud
targets in three (or more) successive image frames. This process provides
at least two successive independent wind estimates which can be compared.
The SSEC image matching techniques use a cloud target grid at time t, along
with a larger data match grid at time t? containing the cloud target. An
image matching grid is generated by the application of one of several
metrics. The image match grid is composed of lag coefficients for each
lag position the small target grid (t ) can take with respect to the larger
data match grid (t9). These lag coefficients are scanned for the best
match coefficient. The position of the best match coefficient is generally
defined as the occurrence of the greatest relative maximum on the image
match surface.
TECHNIQUE 1: Best Match Occurrence on Matrix Boundary
Since the image match procedure is dependent on finding a relative
maximum on the match coefficient surface, the occurrence of a maximum on
the boundary of the match coefficient array prevents the confirmation of a
local maximum. A match coefficient which occurs on the boundary of an
image match coefficient matrix is illustrated in FIGURE 1. These cases are
marked with a type 1 error code and can be discarded by the system.
TECHNIQUE 2: Secondary Peak Comparison
Generally, an image match, s.urface has more than one relative maximum.
We distinguish the greatest relative maximum as the best match coefficient.
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Other relative maxima are referred to as secondary peaks of the image
match coefficient surface. It is natural to compare secondary peaks to
\
the best match coefficient. These peaks may represent a number of possi-
bilities. Leese has suggested that, in certain cases, they represent cloud
displacements of the non-predominant cloud layers contained in the target
grids. Our investigations have shown that, generally, these peaks represent
spurious target matches, noise spikes and echo peaks in the image match
surface. FIGURE 2 illustrates an image match coefficient surface contain-
ing multiple peaks.
We have tried to develop a basis for deciding which relative maximum
indicates the true cloud displacement. Our analysis of image match surfaces
has revealed that secondary peaks are basically spurious alignments unless
they occur close to the absolute maximum or compete in size comparison.
Our criterion for a good measurement is a well defined dominant peak, as
indicated in FIGURE 2. Quality control can be applied vjhenever the surface
analysis indicates an ambiguous case.
The surface analysis technique determines three characteristics of
secondary peaks with respect to the dominant peak. .FIGURE 2 illustrates
these characteristics with respect to peaks 1 (dominant peak) and 9
(secondary).
a. Difference between secondary peak and dominant peak
coefficients (R)
b. Distance between secondary peak and dominant peak positions (D)
c. Area dominated by stronger peaks with respect to secondary
peak (surface area above thick horizontal line)
These characteristics are determined as follows:
Consider a t.. target grid of size k lines by SL elements and a larger
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t_ match grid of size m lines by n elements. These grids will generate
a (m-k+1) by (n-£+l) image match coefficient grid C. Let p be the number
of line lags of C such that,
p = m - k + -1
and q be the number of element lags where
q = n - £ + 1.
Let c. , .x be the image match coefficient of matrix C at lag position
\s , t )
(s,t) where s=l, p, t=l, q. Let Y be the set of image match coefficients
of C greater than or equal to c. . . . Then, c. . is a secondary peak if
\s , t ) (.s , t )
and only if no entry of Y is a neighboring point to c, ,. A neighboring
V.S , t )
point is defined as a point adjacent to the c, v in question. Note that
v.s , t )
the dominant peak is also considered a secondary peak in this context.
An algorithm which systematically finds necessary peaks in decreasing
order of their magnitude is as follows. Let the indices (s,t) of C be
ordered in an array D such that i _<_ j implies that c . , — cf -\ •
\s j t^. (s , t.)
J
This is done efficiently with an oscillating tree sort. Then c, , is
\ s > t ) -^
necessarily the coefficient of the dominant peak and (s,t)1 is its lag
position. Let N be the number of secondary peaks in C. A secondary peak
position function f(j) = (s,t).,., is defined for j=l, N. Let f(l) be the
lag position of the dominant peak. The second value of f is found by testing
the ordered lag positions in D following f (1) for the first one not adjacent
to a prior position. This gives f(2) which is defined as (s,t) ,_, where
i. . is the index of the entry in the ordered lag index array D. Further
secondary peaks are found in the same manner until the array D is exhausted.
The difference R, between the secondary peak coefficient c. ^ and
the dominant peak coefficient c. . , is tested against a constraint parameter.
vs > t ) ,
When one applies the Euclidean Norm, each match coefficient measures the
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square of the rms difference at that alignment position. There are three
types of noise preventing zero rms difference at the correct alignment
position; sampling noise, feature evolution noise, and random noise. The
random noise is small since the comparison of cloud features is averaged
over reasonably large areas. The sampling noise and the feature evolution
noise are basically inseparable. However, if one has the additional infor-
mation that large smooth features are under consideration, sampling noise
will be smaller. One can estimate the total effect of the sampling noise
and the feature evolution noise from the size of the minimum Euclidean
Norm coefficient. The difference between the maximum coefficient and the
next largest relative maximum coefficient should exceed this minimum
Euclidean Norm coefficient for one to have confidence in the displacement
measurement.
The distance D, between the secondary peak position (s,t)..... and the
dominant peak position (s,t).., is tested against a second constraint
parameter. The index i(j), of the ordered lag position array D, corres-
ponding to the total surface area dominating the secondary peak j, is tested
against a third constraint parameter. If any of these tests fail, the
cloud target is marked with a type 2 error code and can be discarded.
TECHNIQUE 3: linage Match Surfaces Comparison
A relatively stable cloud target can be tracked over more than one time
interval. A quality control technique can then be applied by comparing
the respective image match coefficient surfaces from successive intervals.
This comparison produces a cross correlation coefficient and measures both
cloud target evolution and differential motion across the cloud field.
FIGURE 3 shows two image match surfaces C and C?, resulting from tracking
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a cloud target over two adjacent thirteen minute time intervals. The
similarity between the surfaces indicates that the cloud target was
stable and that it was moving with its neighboring clouds.
For comparison, the matching surfaces are aligned so that the best
matching coefficients from each matrix coincide. The resultant intersec-
tion contains two sub-surfaces which can be compared or correlated.
FIGURE 4 portrays this alignment betxreen two image match matrices. The
cross correlation coefficient between the two sub-surfaces is an estimate
of congruency which can be tested against a congruency threshold parameter.
If the coefficient is below the criterion, the cloud target is marked with
a Type 3 error code and can be discarded.
TECHNIQUE 4; Acceleration Criteria
Wind measurements that are made removed from severe weather activity are
expected to be smooth with respect to time. Hence, acceleration terms
across a period of one hour are expected to be small. The McIDAS system
enables an operator to select the same cloud target for displacement measure-
ment over two or more successive time intervals. The software provides for
the computation of acceleration terms (*u and v component residuals) and
further allows the discarding of wind measurements if the accelerations
exceed set criteria.
Two acceleration terms are generated. The north-south components (v
components) of two successive measurements are subtracted and tabulated into
a table of intervals, yielding a v residual frequency distribution. The
east-west components (u components,) of the wind are treated identically.
Plotting an acceleration frequency distribution yields two results. First,
the spread of the distribution estimates the variance of the image matching
technique's ability to resolve cloud displacements. Second, the shift of
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the mean value of the dispersion from the origin of zero acceleration
estimates the acceleration bias induced in the wind measurements by the
navigational scheme. FIGURE 5 illustrates such a table. Both u and v
residual distributions are shown representing 168 vector pairs from July
26, 1969 ATS-III data.
Note that the mean value of each distribution is within 1 meter per
second of zero acceleration. These differences provide a best estimate
of navigational alignment accuracy. The spread of each distribution esti-
mates the magnitude of random error in the measurments. Comparison of
the distributions shows that the u component spread is greater than the v
component spread. The larger variance is due to line jitter inherent in
the ATS data, supporting the argument that the line step system is more
stable than the line sweep system. Thus, the random error of the measure-
ments can be constrained by discarding "cases which exceed selected acceler-
ation criteria. Cloud targets which do not meet consistency parameters are
marked with a Type 4 error code.
There are meteorological situations with strong acceleration forces
such as cyclonic or anti-cyclonic circulation, jet streams and frontal
zones. Checks for u and v consistency (low acceleration restrictions) will
discard valid measurements. Quality control in these instances requires
either relaxing the u and v consistency constraints or checking other
parameters. Two alternative consistency checks can be applied with the
McIDAS software; these are a wind direction and absolute velocity check.
Clouc tracking is done in a lagrangian coordinate system. Since cloud
displacements are associated with the dynamic flow, cloud target paths of
known characteristics can be checked for verification. For example, if
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winds associated with a jet stream are decelerating but not turning, a
force on a cloud target is perpendicular to the direction of its motion,
such as a cloud moving along the spiral of a vortex, the kinetic energy
1 2
of the cloud mass ( -rmV ) is conserved. Hence the absolute velocity
f\ f\
V = u^ + v can be checked for consistency.
FUTURE DEVELOPMENTS
Future software will provide the system operator with more information
on wind field quality. Time, height and spatial smoothing techniques
(symmetric and asymmetric) will be' available to merge vector clusters to
a single best wind estimate. At the same time, conventional data will be
made available for comparison. Analysis procedures will then be used to
judge, on a weighted scale, the validity of wind estimates.
SUMMARY
McIDAS is an interactive system under control of the judgement of its
operator. Automated quality control techniques serve only as an information
source on the quality of cloud displacement measurements and do not automa-
tically discard wind estimates. The system was designed to operate in this
manner to minimize software validity check mis-evaluations. The operator
uses the ability to synthesize a field of wind measurements displayed with
their corresponding imagery, in a dynamically consisten situation, to final-
ize judgement on weach wind vector. This is the final step of the McIDAS
quality control process.
2
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• SMS CLOUD HEIGHTS
I.• INTRODUCTION
The determination of cloud height is important for many mete-
orological studies using satellite data. In the estimation of winds from
cloud tracers, the height of the cloud tracer is of fundamental importance.
One method of determining cloud height has been to obtain the temperature of
the cloud using an infrared radiometer on a spacecraft operating in a "window"
region of the infrared spectrum. Knowing the temperature of the cloud, one
can obtain the height of the cloud from a vertical temperature profile of the
area of interest. Fritz and Winston (1962), Rao and Winston (1963), and
Kuffler, DeCotiis, and Rao (1973) have developed procedures for estimating
cloud height from satellite infrared radiation data. A basic assumption
used in these procedures was that the clouds were opaque, and hence, had
emissivities equal to 1.
This method of determining heights has been reasonably successful for
a coarse height resolution, except for cirrus type clouds. Cirrus clouds
present the problem that their emissivity is not unity. Experimental studies
such as Kuhn (1963), Kuhn and Weickmann (1969), and theoretical studies such
as Jacobowits (1970), and Liou (1974) have shown that the emissivity of
cirrus clouds is substantially less than unity and varies with cloud thickness.
To improve the infrared estimate of a cloud top height, the emissivity of
the cloud needs to be obtained from some independent source. Using the fact
that both the visible reflectance and the infrared emissivity are dependent
upon the total number of cloud particles in a vertical column through the
cloud, Shenk and Curran (1973) have shown that cirrus cloud heights can be
determined to within + 50 mb. The determination of optical thickness enables
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one to determine the emissivity of the cloud. Knowing the emissivity of the
cloud, the true temperature of the cloud top can be determined from the
10-12 micron infrared radiation. The height then follows from the temperature
and a known vertical temperature profile.
II DETERMINATION OF EMISSIVITY
The main difficulty in obtaining the emissivity of a cloud is the deter-
mination of the cloud thickness. This could be done by using a normalized
reflectance which corrects for the effects of viewing and solar zenith angles.
The thickness of the cloud can then be inferred from the brightness of the
cloud.
The normalization of the light reflected from clouds is not a trivial mat-
ter. The reflected light from clouds depends upon several variables:
a. The droplet size distribution and shape of the cloud particles.
b. The number density of scattering particles in the cloud.
c. The cloud thickness.
d. The angular conditions of the measurement system (the zenith angles
of the sun and the sensor and their relative azimuth angle).
e. The shape of the cloud.
Since information on all the variables is not available to the satellite sensor,
some of the effects must be parameterized in any normalization technique'.
A. Brightness Normalization
There have been several approaches to normalization. The simplest has
been to neglect all of the variables and assume the clouds are perfect isotro-
pic reflectors and obey Lambert's law. The intensity of the reflected light
will vary as the cosine of the solar zenith angle for an unchanging cloud.
Martin and Soumi (1972) have shown that the tops of cumulonimbus clouds display
a Lambertian behavior, and a cosine correction can be used to normalize the
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brightness of thick cumulonimbus clouds.
There is, however, considerable evidence in the literature that neg-
lecting all the variables and assuming isotropic reflectance can lead to er-
roneous results. Bartman (1967), Ruff et al. (1968), and Brennan and Bandeen
(1970) have experimentally measured the scattering from clouds. They found
clouds generally show an anisotropic reflectance pattern which varies with
solar zenith angle. Normalization procedures based on this empirical data
base have been developed by Sikula and Yonder Haar (1972). The main problem
with this type of normalization has been the limited amount of empirical
data available. Since empirical data on the variation of the reflectance
pattern which is caused by variations in cloud thickness is generally not
available, the normalization procedures based on empirical data generally
have neglected the effects of cloud thickness.
To overcome the limitations of a restrictive data base, the
normalization procedure which has been developed at the Space Science and
Engineering Center, University of Wisconsin for the SMS/GOES data makes use
of a theoretical multiple scattering model to generate a large data base
for a large number of possible sun and observation angles. Data was
generated for 16 different thicknesses of clouds.
B. Multiple Scattering Model
The multiple scattering program which was used to generate the data base
of cloud reflectance patterns was a doubling method model developed by James
Hansen of NASA's Goddard Institute for Space Studies. The details of the
model are published in the January 1971 issue of the Journal of Atmospheric
Sciences. Results from the model are published in the November 1971 issue
of JAS (Hansen, 1971, a,b).
The doubling method works for a plane-parallel homogeneous cloud. Numer-
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ical computations begin with a layer of such small optical thickness that
scattering and- transmission can be described by single scattering theory.
The cloud thickness is built up by putting two layers together and computing
the interactions that take place. The process of taking two layers, computing
the transmission, reflection and interaction, combining the two into a single
layer and then repeating the process for the new layer is the "doubling"
procedure. By doubling, the thickness of the cloud increases by a factor of
two after each computation, so very thick clouds can be generated quickly on
the computer.
The single scattering phase function used as input to the multiple scat-
tering doubling program was Deirmendjian's C-l cloud model phase function.
The. forward scattering peak of the phase function was truncated and spread by
the multiple scattering model (Hansen-Pollack, 1970). In the doubling model,
5 terms in the Fourier expansion were used, 3 terms in the sum over internal
reflections between layers, 15 zenith angles were used for the Gauss quadrature
integrations, and 37 azimuth angles were. used. Conservative scattering was
used with the local single scatter albedo set to unity.
The model as originally configured had the surface under the cloud as
.a perfectly absorbing black surface not accepting any other lower surface.
While land and sea surfaces are dark compared to cloud, they are not
entirely negligible, particularly for thin clouds. To include the
sea surface brightness, the assumption was made that the light reflected from
the sea was small compared to the light reflected from the thicker clouds, so
that the energy which was lost by the light coming from the sea through the
cloud toward the satellite did not interact with the light scattered
originally in the cloud. The cloud scattering and the sea surface reflectance
were computed separately and the results added.
The sea surface brightness was computed using sea surface albedo values
3-5
from Payne (1972). Payne performed an extensive experimental study of the
albedo of the sea surface from a fixed platform and published tables of sea
surface albedo as a function of the sun's altitude and atmospheric trans-
mittance. To use these tables, the downward flux through the clouds and the
atmospheric transmittance were computed. The flux impinging on the sea surface
was then multiplied by the approximate albedo value to give a value for the
flux propagating upwards from the sea surface. This upward flux was used
as a new source of radiation and the directional transmittance to the satellite
was computed using the multiple scattering program. The intensity of the
sea surface was then added to the intensity of the cloud. Figure 1 shows
the graph of intensity versus optical thickness with and without the sea
surface brightness. As can be seen from the graph, the effect is significant
for thin clouds.
The Rayleigh scattering of the atmosphere has been neglected in these
calculations because its effect is smaller than the other effects. The sea
surface brightness, as seen in Figure 1, is approximately .08. The brightness
due to Rayleigh scattering for this geometry will be .018, a factor of four
less.
At present the cloud height program only has a brightness data base
of scattering from clouds with the sea surface beneath. This data base is
presently used over land surfaces also. A similar data base for land areas
could be added to the system in the future.
C. Parameterization of Variables
The amount of light scattered from real clouds depends upon the droplet
size distribution of the cloud, the number density of scatters, the cloud
thickness, the angular geometry of the sun and sensor, and the finite shape
of the cloud. Some of these variables can be measured and used in the
ooo
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normalization, but others must be parameterized.
The physical thickness and the number density of the droplets can be
combined into the single variable of optical thickness:
T = KZ; K = op
T = optical thickness
Z = physical thickness
K = extinction coefficient
o = scattering cross section
p = number density of scatters
The optical thickness T of a layer is such that unit radiation normally
incident upon the layer is reduced by single scatterimg in passing through
to e . The optical thickness, rather than the physical thickness, has been
used in all the multiple scattering calculations since it combines the
effects of the variables of number density and scattering cross sectional area.
The effect of variations in the particle size distribution on the inten-
sity of light reflected from clouds is minor. The wavelength of the light
is on the order of .5 microns. The particle size distribution of clouds have
radii on the order of 5 to 10 microns (Diem, 1948) . The droplets are very
large compared to the wavelength of the light being scattered. The single
scatter phase function has a very large forward scatter peak, Hansen (1971b)
has shown in the near infrared that variations in the size of the particles
do not greatly influence the multiple scattering intensities when the particles
are large compared to the wavelength of the light. Figure 2 shows the
variations in reflected intensity for visible light caused by differences in
the particle size distribution for 4, 7, and 10 micron average radius particles.
The phase functions for these particle distributions were generated by a Mie
scattering program developed by James Hansen, NASA/GISS. The particle size
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distributions of each had a variance of .111. The particle size distribution
used was a variation of the gamma distribution (Hansen, 1973b). The vertical
axis in Figure 2 is intensity in theoretical units for an input flux of IT,
while the horizontal axis is optical thickness. The sun and the sensor
both had a zenith angle of 0°. A 12 micron average radius particle size
distribution was also computed, but its curve for Figure 2 was indistinguishable
from the 10 micron curve. Consequently, for this study the variation of
intensities of scattered light caused by variations in the particle size
distribution has been neglected. The 4 micron average radius distribution
of Diermendjian was chosen to represent all clouds including cirrus.
The effects of the shape of the clouds is largely unknown. The
plane-parallel cloud which was used in the theoretical multiple-scattering
doubling program had no horizontal limits. Experimental measurements of
scattering from clouds such as Bartman (1967) and Brennan and Bandeen (1970)
generally use stratus type clouds which also have no horizontal limits. For
clouds with vertical extent approximately equal to their horizontal extent,
such as cumulus clouds, some light energy should be lost or gained through the
sides in addition to what comes through the top and bottoms. McKee and Cox (1974)
have performed a study on the effects of the finite shaped clouds by using a
Monte Carlo multiple scattering program on a cube. The angular resolution of
their study was limited to light leaving the top, side, and bottom of the cube.
Their results show that the upward reflected light from the cube is about 25%
less than for the semi-infinite cloud. However, their angular resolution was
not sufficient to distinguish between the intensity of light coming from the
top center and the intensity coming from the top edges. One would expect
more light to escape from the edges than from the middle and a gradient of
3-10
brightness should be established due to the light escaping out the sides.
Unfortunately, there is presently no data available on this problem. Conse-
quently, for this study, the intensities from the doubling program, which uses
a semi-infinite horizontal extent cloud, will be used. Although there will be
some errors at the edges of the clouds, the errors at the centers of the
clouds should be small.
The parameters related to the angles of the sun and the sensor can easily
be calculated with the knowledge of the position of the cloud, position of the
satellite, and the position of the sun. Since a wind measurement using cloud
tracers already requires an accurate navigation of the satellite, the information
required to calculate the angle of the measurement is readily at hand.
In determining the scattered intensity of the cloud, the variables have
been reduced to optical thickness and angles. The effect of particle size
distribution is small and the effect of finite size of clouds has been neg-
lected. The determination of cloud thickness, and the implied normalization
which takes place, can be performed by taking the intensity measurement from
a calibrated satellite and converting it to optical thickness through use
of the tables of intensity versus optical thickness generated by the multiple
scattering program. This optical thickness can therefore be used in the
determination of the emissivity of the cloud.
./
D. Calibration of the Satellite Sensor
Unfortunately, like the Applications Technology Satellites (ATS) the
SMS/GOES satellite lacks an on board calibration for the visible sensors.
To perform quantitative radiance calculations, such -as determination
of cloud thickness, the satellite must be calibrated. To calibrate
a satellite in orbit, a landmark of known brightness must be found. Previous
3-11
attempts at calibration include using the moon (Hansen, 1968), White Sands,
New Mexico and the South American salt flat Solar de Uyuni (Griffith and
Woodley, 1973). Calibrations using these landmarks have been hampered by the
lack of detailed knowledge of the bi-directional reflectivity characteristics
of these landmarks.
This study has taken a different approach at calibration of satellite
images. Figure 3 shows an example of intensity versus optical thickness for
the case of a solar zenith angle of 35°, satellite zenith angle of 20°, and
relative azimuth angle of 50°. As can be seen from the figure,as the cloud
becomes very thick, the intensity approaches a limiting value. The
fact that clouds become intensity saturated and reach a limiting value has
been the basis for a satellite calibration technique. Using the multiple
scattering program, it was determined that the optical thickness 512 has a
brightness which is within 3% of the ultimate limiting brightness. A cloud
with optical thickness 512, droplets of 10 micron diameter, and droplet
3
density of 250 droplets/cm (as is representative of a large convective cloud)
would have a physical thickness on the order of 14 km or 40,000 feet. Conse-
quently, if edge effects can be neglected, any well-developed thunderstorm
or tropical cloud cluster should have an intensity within 3% of the brightness
of an infinitely thick cloud observed under the same sun and satellite angles.
Small variations in the physical thickness should not make much difference in
the brightness of these very thick clouds.
The calibration procedure used in this study involved selecting a very
bright thick cloud and assigning it an optical thickness of 512. The ratio of
the theoretical intensity of a cloud of optical thickness 512 to the measured
intensity of the very thick cloud was designated the calibration factor alpha
(a). With this calibration factor, any measured intensity can be converted
into theoretical units by multiplying it by alpha.
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A check on the assumption that variations in cloud thickness has little
effect on the intensity of these thick calibration clouds was made by using
clouds with known heights from radar as calibration clouds for ATS III data.
A preliminary calibration check involved thunderstorms in the Miami area with
tops ranging from 44,000 feet to 51,000 feet. The standard deviation of
the calibration factors for these clouds was within 2% of the mean calibration
factor. Selection of calibration clouds from different parts of the earth so
that the local time, satellite, and sun angles would vary did not appreciably
affect the consistent determination of alpha.
When the calibration factor a determined from deep convective
clouds was used in the determination of the emissivity of clouds as is
described later in this report, the calculations gave an emissivity of
cirrus clouds equal to unity. The clouds, therefore, were too thick. If,
however, the calibration factor a was reduced from the measured .8 to .45,
the emissivity calculations showed reasonable results. The reduction in the
calibration factor would be necessary if the deep convective clouds used
for calibration were losing light from their sides. The study by McKee-Cox
(1974) showed that light does leak out the sides of finite cubic clouds.
Figure 4 reproduces a graph from their report showing the comparison of the
infinite horizontal extent cloud and the finite cubic cloud using a Monte Carlo .
multiple scattering technique. When the doubling method multiple scattering
intensities used in this study are converted into the directional reflectance
to conform to the convention of McKee and Cox, the doubling results agree
closely with the infinite case of the Monte Carlo results. The reduction of
the calibration factor therefore is consistent with the results of McKee and Cox.
E. Infrared Emissivity of Water and Ice Clouds
The infrared emissivity of clouds has been calculated using Kirchhoff's
3-14
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Figure 4: Directional reflectance of infinite clouds and
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law,vequating the emissivity to the absorptivity. The absorptivity of
the cloud was calculated from the radiative transfer through the cloud by
the multiple scattering program configured to compute fluxes.
The infrared radiative transfer through a cloud is influenced by the size
and shapes of the scattering particles, and the real and imaginary parts of
the refractive index. The real part of the index of refraction is the para-
meter usually called the index of refraction in optics. The imaginary part
of the index of refraction is related to the absorption of light by the
scattering particles. Using Mie scattering theory the three fundamental
optical parameters (the phase function, the single scatter albedo and the
extinction cross section)can be computed from the particle size distribution
and the index of refraction. While Liou (1973) has computed Mie theory para-
meters for ice cylinders, most studies, including this one, have used spheres
in the Mie theory calculations. The Mie theory calculations in this report
were made using the Mie scattering program developed by James Hansen of NASA/
GISS. The single scatter albedo calculated from Mie theory is the fraction
of the energy incident on a single particle which is scattered. In the
visible regions of the spectrum, the single scatter albedo is unity with
no absorption. In the infrared regions, the single scatter is less than one,
so absorption occurs during scattering events. Table 1 shows the dependence
of the single scatter albedo on the particle size distribution for spheres
of ice and water with light of wavelength 11.5y incident on them. The indices
of refraction were taken from Irvine and Pollack (1968). The imaginery part
of the index of refraction for ice in the portion of the tables for 10y-12y
of Irvine and Pollack appears to contain an error. The data
should be a factor of 10 larger. The initial calculations of this study used
the value of .the imaginary part which was listed in the original paper,
but all the calculations using the ice calculations have been re^-done using
3-16
Table 1
Ice Spheres
Average Radius Single Scatter Albedo
30y .497
50y .510
SOU •520
120y .526
Water Droplets
4y .240
10y .409
30y .484
50y .492
3-17
the correct value.
The emissivity of the clouds was calculated using the multiple scattering
program configured to compute fluxes. The transmitted downward flux was
computed at the bottom of the cloud and the reflected upward flux at the
top of the cloud was computed for normally incident unit flux. The absorp-
tion was obtained from the difference between the incident flux and trans-
mitted and reflected fluxes. The emissivity was set equal to the absorption.
Figure 5 shows the variation of emissivity versus optical thickness for
droplets of 4 to lOy radius for 11.5p radiation. Figure 6 shows the same
for ice spheres. Since the single scatter albedo does not vary appreciably
for variations in the sizes of ice spheres, the curve shown in Figure 6 is
valid for all sizes of ice particles.
III.. CLOUD HEIGHT PROGRAM
A. Methods of Height Computation for Different Types of Clouds
The cloud height program developed from the information of the preceding
sections was written as a subroutine of the WINDCO cloud tracking program
of the Space Science and Engineering Center. The cloud height program was
designed so that the height of each tracer cloud would be determined
automatically during the processing of the cloud tracking. The subroutine
determines the height of wind tracer clouds by using the visible brightness
to determine the thickness of the cloud. From the cloud thickness, the
emissivity of the cloud is determined. Knowing the emissivity, the true
temperature of the cloud top can then be determined.. The height is gotten
from a standard atmosphere of temperature vs.-height, corrected for latitude
and date. The height computation for each cloud adds about 1 second of
processing time to the wind computation.
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The cloud height program is configured to perform three passes at the
cloud tracer. The first pass determines whether the center of the cloud can be
considered blackbody. The optical thickness of the center pixel is computed,
and the emissivity is computed from the optical thickness. If the emissivity
is greater than .94 the cloud is considered to be blackbody and the blackbody
temperature of the center pixel is used directly to compute the height of
the tracer cloud.
If the first pass fails because of non-unity emissivity of the center
pixel, a second pass at the data is performed. This second pass inquires
if the cursor was not centered on the cloud, and a cloud with unity
emissivity lies within the target grid of the cursor. A histogram of the
brightness values of the target grid is computed, and the brightness cutoff for
the brightest 20% of the population is determined. The entire data array is
searched, and for each pixel brighter than the cutoff intensity, its
emissivity is computed. For the subset of the 20% of the array's pixels, the
average intensity and average emissivity is computed. If the average emissivity
is greater than .94, the cloud is considered blackbody and the average radiative
temperature of this 20% sample is used to obtain the height of the cloud .
If the first two passes at the data fail, the cloud is too thin to be
considered a blackbody, and it is necessary to solve for the radiation coming from
the cloud. Two areas in the target grid are needed to do this. The assump-
tion is made that the ground in both areas has the same temperature,
and the cloud cover for both areas is at the same height. The radiation reach-
ing the infrared sensor for area 1 and 2 is
I2 = Id-N2) + £2N2Ic +, (l-e2)N2Ig (2)
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with I = radiation coming from the ground
o
I = radiation coming from the cloud cover
N = fractional cloud cover
e = emissivity
Subscripts 1 and 2 refer to areas 1 and 2.
Assuming that the fractional cloud cover and the emissivities can be
measured, there are two equations with two unknowns, I and I . Solving for
the radiation coming from the cloud yields:
I^ l-N-e,) - I.d-N.e,)
I = — —
c e - eN
The two areas in the target grid are selected by finding the visible
brightest and dimmest areas of the target grid. The brightest area (1) will
have radiation mainly from the cloud while the dimmest area (2) will have
radiation mainly from the ground. Equation 3 can be solved with a minimum
of error this way.
The fractional cloud cover is determined from the visible. The two
areas each cover 32 visible pixels. The spatial resolution of the visible
sensor has a strong effect on the estimates of the percentage of cloud
cover. A study by Shenk and Salomonson (1971) showed that if a cloud/no
cloud threshold technique is used to determine percentage cloud cover, the
cloud must be 100 times larger than the spatial resolution for the calculated
percentage to be within 10% of the true percentage. This study also showed
if a two threshold approach (all cloud/50% cloud/no cloud) is taken, the
cloud must only be 10 times larger than the resolution of the camera.
The fractional cloud cover routine used in the cloud height program is
a modification of the two threshold approach. The fractional cloud cover is
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calculated for each pixel and a running sum kept. To obtain the
fractional cloud cover of a single visible pixel an arbitrary threshold of
optical thickness 1 was established. Cloud pixels whose measured brightness
corresponded to an optical thickness greater than 1 were considered
completely covered with clouds. Pixels with the brightness of the sea
surface were considered to have no cloud cover. For pixels whose brightness
was between these two thresholds, the fractional cloud cover was considered
to be proportional to the optical thickness. The infrared radiances and
emissivities used in equation (3) are averages from each of the two areas.
B. Method of computing optical thickness
The optical thickness of a cloud is determined from the brightness of
the cloud. A multiple scattering program using the doubling method developed
by James Hansen of NASA/GISS was used as the source of data for the conversion
between brightness and optical thickness. Since the McIDAS Datacraft computer
is too small to run the multiple scattering program, a large table of 77,824
intensities was generated on the University of Wisconsin's UNIVAC 1110 and
stored on the McIDAS digital disk. This represents all possible combinations
of 16 solar zenith angles, 16 satellite zenith angles, 19 relative azimuth
angles, and 16 optical thicknesses. The received SMS visible data has a
six bit word with a square root digitization. To deal with" a linear
brightness scale, the SMS data is squared, giving a 12 bit word. The
table of intensities has been multiplied by a scaling factor of 3166.9 prior
to storage so that a 12 bit integer word which matches the SMS intensity
resolution can be achieved. The height program first determines the solar
zenith angle, satellite zenith angle, and the relative azimuth angle for the
center of the cloud being tracked. The conversion of any visible pixel in
that cloud from brightness to optical thickness is done by using the large table
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of intensities. Since the table only holds data at finite angles, an inter-
polation must be performed to obtain the optical thickness for a unique
set of input angles. The program first generates a table of 16 intensities
for 16 standard optical thicknesses by doing a linear interpolation from data
on the digital disc. The intensity I, which is a function of sun angle
6 , satellite angle 0, azimuth angle (f>, and optical thickness T, can
o
be determined by
/3I\ d6 , * ! _ d9 . 3I d$ . 3I\dT
(90) .\ /e ,*,T•<e. .0 .+,T) \»,)t >tj lir/ e>« - ^/ e * ^  + X.'..»,.V
0 0 . ' o' ^ 1 1 •
with 1<'fl fi * -r ^ beinS known.
For a constant optical thickness the intensity I can be obtained by finite dif-
ferences as
I - A!
(6,6 ,<j>) " A6
o
(e-e.) , AIi' +
A6
(e-e ) AI
6 6
AIIn the partial derivatives, i.e., —
' ' A Q , the quantities 6 and <|> are held
o
constant. Since there are only values of 1 at finite values of 6 and 0 ,
°1 °2
A, and <f> available on either side of 6 and <(>, the finite values closest to
2 °
0 and <J> were chosen for the derivatives. The calibration factor of the visible
sensor is then used to convert the observed brightness into the same units
as the intensities on the digital disk. Then a linear interpolation is performed
on the table of 16 intensities for 16 standard optical thicknesses to convert
the observed brightness into optical thickness.
C. Method of Computing Cloud Emissivity
Once the optical thickness of a tracer cloud pixel has been determined,
the emissivity at 11.5p for that optical thickness is computed. The
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program uses a table of emissivity vs. optical thickness for a water droplet
particle size distribution with average radius of. 4 microns, and an ice
sphere particle size distribution. Figures 5 and 6 of this report show
these curves. Since these curves differ slightly, a method of distinguishing
between ice and water clouds is necessary.
The cloud type identification routine used in this program makes the
assumption that any cloud with a true temperature higher than 250°K is a
water cloud, and any cloud with temperature lower is an ice cloud. Using
an assumed surface temperature of 295°K and homogeneous clouds, curves of the
apparent blackbody temperature of these cloud were generated using:
I = E! + (1—e)T
received cloud
and Plank's law
C,
A5 C2 , Z.
exp(—) - 1
Figure 7 shows the curves for ice and water clouds. As can be seen from the
curves, they do not agree and there is an area of ambiguity between the two
curves for small optical thicknesses. The apparent blackbody temperature for
ice clouds can be warmer than for water clouds. The operator supplied flag
of the height guess is used to help resolve this ambiguity.
The program uses linear interpolation to generate the point on the curves
which correspond to the input optical thickness. If the input measured black-
body radiative temperature is colder than the water curve, the cloud is defi-
nitely an ice cloud. If the input temperature is warmer than the ice curve, it
is a water cloud. If the input temperature lies between the two curves where
the ambiguity occurs, the operator's height guess is checked. If the height
guess is less than 500 mb, the cloud is assigned an ice type. Otherwise, it
is assigned a water type.
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Once the type of cloud has been established, the emissivity of the
cloud is calculated by linear interpolation of the emissivity tables.
D. Method of Converting Between Temperature and Height
The height program computes the true temperature of the cloud top. To
convert from temperature to height, a sounding of temperature vs. height is
necessary. Ideally, current synoptic soundings should be used for this task,
but unfortunately, the Space Science and' Engineering Center does not presently
have access to world wide synoptic, soundings. The cloud height program uses
standard atmospheres corrected for latitude and the time of year. Standard
atmospheres for latitudes 15°, 30°, 45°, 60°, and 75°  for January and July
are used. The standard atmospheres extend up to the tropopause, but inversions
have been made almost isothermal so as to produce a function of temperature
which is single valued with height. A linear interpolation of soundings is
made between latitudes for the two times of the year, January and July. Then
an interpolation using a cosine function is performed to correct the standard
atmosphere soundings to the current data of the cloud tracer.
If current synoptic soundings were made' available, the cloud program could
easily use them. The program was constructed using a modular design. The
conversion from temperature to height is a separate subroutine which could
easily be replaced with one which uses current soundings instead of standard
atmospheres.
E. Nighttime Heights
During nighttime cloud tracking operations, only the infrared channel
is available. Hence there is no information available from the visible
channel for the determination of cloud thickness and cloud emissivity.
Preliminary analysis of the SMS infrared images coupled with the visible
images show that there are no immediately obvious clues (such as area,
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texture, etc.) which exist in the infrared image which could be used to
determine the emissivity of the cloud in an automatic height determination
system. Consequently the preliminary nighttime heights algorithm.has been
kept simple and uses the blackbody assumption. The center pixel of the
cloud is used to determine the height. This algorithm will be used until
the statistical error analysis algorithms have been completed and studies
can be done on nighttime algorithm improvements such as searching for the
coldest area of the cloud, averaging techniques, and manual guessing of the
emissivity.
IV. OPERATION AND ASSESSMENT OF CLOUD HEIGHT SYSTEM
. The cloud height system was installed on the McIDAS system in
August 1974, and received its first major use during the Data System Test.of
October 28-November 1, 1974. The cloud height system is configured so that
the heights of the tracer clouds are computed automatically as the operator
selects the candidate cloud tracers. No additional effort is required
of the operator beyond setting up the initial conditions of the processing
and the selection of the cloud tracers. The cloud height system can also
be used separately from the cloud tracking system. The operator can
put the cursor over the cloud of interest, press H on the keyboard, and the
cloud height in kilometers and millibars plus some diagnostics will be
displayed. Other diagnostic commands are also available.
The cloud height program uses some simplifications and parameterizations
of the clouds whose heights are being measured (such as parameterization of
particle size distributions of clouds, horizontal homogeneous assump-
tion, etc.) which result in an accuracy of the cloud height system of
no better than +50 mb. Preliminary analysis of the consistency of the height
3-28
computation over two consecutive picture pairs shows this error expectation
to be reasonable for the lower clouds, but the upper level clouds might have
relative errors as large as +100 mb for the present configuration of the
cloud height system.
The absolute accuracy of the cloud height system is at present unknown.
Requests have been made for aircraft observations of cloud top height,
cloud base height, and the temperature of- the cloud, but we have not yet
received any of these reports. The winds produced during the Data System
Test of October 28-November 1 were transmitted to the National Meteorological
Center (NMC) by way of NASA's Goddard Institute of Space Studies. The
validation analysis of these wind sets by NMC has not been made available yet,
The absolute accuracy of any height determination depends upon the
absolute accuracy of the VISSR thermal channel calibration on the SMS/GOES
satellite. While the system has an onboard calibration system, problems
such as unexpected thermal gradients continue to limit absolute accuracy
of the system. During the times of eclipse in the fall and spring,
diurnal variations in the sensitivity of the instrument can cause
diurnal errors of 3.5°K for warm sea surface measurements. A long term
drift of sensitivity of the instrument has caused errors as large as 5°K
in sea surface measurements. Cloud temperature errors were somewhat less
than this. A new thermal channel calibration was applied to the satellite
on October 31, 1974.
' .To obtain a preliminary idea on the performance of the cloud height
accuracy, plots of the wind fields generated from cloud motions were
compared against plots of wind fields measured by radiosondes over the
United States. These plots are shown in Figures 8-13. The winds generated
by the cloud motions have been divided into three groups, (surface-800 mb,
700-500 mb, and 400-100 mb). The heights assigned to the individual vectors
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are plotted next to the vectors. The heights are in hundreds of millibars so
0=near surface, 9=900 mb, etc. The radiosonde winds are for 1200Z of
October 30, 1974. The cloud winds are for 1400-1500Z. The sunrise line
is just to the west of the wind measurements on the surface-800 mb plot of
cloud winds. Measurements of upper level winds west of this line were
made using only the IR channel. As can be seen by the visual comparison of
the McIDAS cloud winds and the radiosonde winds, there appears to be good
agreement between the two types of measurements.
Work has started on a verification against radiosondes and an error
' ) •
analysis system for height and wind determinations. When this system has been
completed, a much better assessment of the accuracy of the cloud heights will
be available.
v . SUMMARY • . ' : • • :
A cloud height determination system has been developed which takes into
account the variable emissivity properties of clouds. The visible
brightness of the cloud is used to calculate the optical thickness. The
optical thickness is used to compute the infrared emissivity of the cloud.
The true temperature of the cloud can be calculated using the emissivity.
From the temperature of the cloud and a sounding, the height can be
determined. The cloud height system is operational and is coupled to the
WINDCO cloud tracking system so that the heights of tracer clouds are computed
automatically along with the wind computation. The height computation adds
approximately 1 second to each wind calculation time,
VI. RECOMMENDATIONS FOR IMPROVEMENTS
The cloud height system at present is usable and appears to give good
results. However, there are several areas which could use some more work for
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improving the system.
A. Verification and Error Analysis
The cloud height and wind determination systems need scientific
verification. Verification is not a trivial problem and deserves a
serious effort. Verification needs to be made against "primary" standards
such as independent aircraft measurements of cloud height and motions.
Verification also needs to be made against "secondary" standards such
as radiosonde wind fields. Also, since the winds generated by cloud
motions are primarily intended for numerical models, the numerical models
should be used in the verification to see how these cloud winds improve <
the forecasts. Before improvements can be added to the height and wind
systems, a good verification system is needed to judge the value of the
improvements.
B. Infrared Calibration
Since the absolute accuracy of the cloud height system depends on the
accurate calibration of the infrared sensors, and since there are errors in
the present calibration, further work is required on IR calibration.
C. Visible Calibration
The optical thickness measurement depends upon a calibration of the
visible sensors. Further work is required on comparing the calibration results
from thick cloud calibrations to other methods of calibration. Also the
calibration technique using thick clouds could use further analysis to
determine the effect of the horizontal dimension of the thick cloud on the
calibration.
D. Finite Cloud Multiple Scattering
The data base for the brightness to optical thickness calculation used in
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this study was generated by a state of the art multiple scattering model which
had no horizontal boundaries. Real clouds have horizontal boundaries. When
multiple scattering theory has progressed far enough so that the finite cloud
problem can be solved for thick clouds, these results should be included in
the data base for conversion from brightness to optical thickness,
F. Fractional Cloud Cover
The computation of a thin cloud's true temperature requires a knowledge
of the fractional cloud cover in the infrared scanning area. The
v
fractional cloud cover routine used in this study is fairly crude and somewhat
arbitrary. Further refinement of this routine is possible,
G. Land Brightness
The data base used to convert brightness to optical thickness contains
information in it on the albedo of the sea surface, but not of land
surfaces. The sea surface albedo is used over land. Another data set could
be generated with a land albedo. Use of this data set would require the
system to determine when a point is over a land mass.
H. Real soundings
The cloud height system presently uses standard atmospheres corrected
i
for latitude and date in the conversion of temperature to height. The
addition of real soundings to the system would improve the height determination
accuracy.
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McIDAS ARCHIVE SYSTEM
GENERAL THEORY OF OPERATION
The purpose of the McIDAS Archive System is to receive the digital image
data from the SMS satellite, record and archive it to full resolution on a
24 hour a day basis, and to have this archived data on line to the McIDAS
Computer in blocks of 32 complete images.
To this end, the Archive System consists of the following subsystems,
(See FIGURE 3; McIDAS Archive System Functional Block Diagram):
1. The DUS/Antenna Subsystem which receives the retransmitted, duty
cycle improved, parallel to serial converted SMS data; and demod-
ulates it and presents it as a digital serial bit stream containing
data, clock, timing, sensor identifier and data documentation.
2. The Archive Subsystem which accepts this bitstream; stabilizes it
and extracts a bit clock; decodes the PN sequence and separates
the nine sensor scans; performs an asynchronous phasing and time
base translation to the 7 mega bit rate necessary for recording
in the Slant Track Video Recorder format; adds a locally generated
documentation word of 384 bits; extracts the necessary information
to automatically start up the Slant Track Video Recorder at the
beginning of each picture and stop it at the end; and modulates
the data in the biphase format.
3. The Archive Slant Track Video Recorder accepts the biphase encoded bit
stream from the Archive Subsystem and records it on one inch magnetic
tape according to a typical helical scan format with one sensor scan
recorded on each track. The Slant Track Video.Recorder is not
synchronized with the satellite spin rate and records 20 slants per
4-2
second. The satellite generates only 15 sensor scans per second
at 100 rpm, so that only about 75% of the slants contain data. Even
with this inefficiency, one 7500 foot reel of tape will record 32 full
resolution (IR and visible combined) SMS images. This represents
9
over 50 x 10 (billion) bits per reel of tape.
4. The Mass Storage Unit (MSU) subsystem consists of the Playback Slant
Track Video Recorder to play back the tapes generated in the Archive
Subsystem; a demodulator to- convert the biphase format to the more
useful NRZ(L) with clock format; and a computer interface which
allows ingestion of the data in 24 bit word groups by the McIDAS
Computer for display and analysis. In addition, the MSU Subsystem
allows for remote control of the Slant Track Video Recorder by the
computer so that appropriate data can be found quickly and automatically.
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MeIDAS ARCHIVE SYSTEM
DETAILED THEORY OF OPERATION
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PUS ANTENNA SUBSYSTEM
Refer to FIGURE 3; McIDAS Archive System Functional Block Diagram
The BUS Antenna Subsystem consists of a 24 foot disk antenna mounted on
the roof of the Meteorological & Space Science Building on the Madison Campus
of the University of Wisconsin; a Feedhousiiig mounted at the focal point of
the antenna and containing the 1.6871 GHz Paramp and Downconverter; a J-Box
mounted to the antenna frame which contains the power distribution for the
antenna two axis (hour angle and declination) remotely controlled mount;
and the DUS Rack installed in the sixth floor McIDAS Operations Room and
containing the PSK Demodulator electronics, the Receiver Test Unit and the
/
antenna mount control unit.
This entire subsystem was specified by NOAA and built by Radiation Incor-
porated, and is documented in the following volumes:
Operation and Maintenance Manual for the DUS Receiving System
Date Utilization Station (DUS) Test Procedure and Test Report
(2 Volumes)
Paramp/Downconverter Maintenance Manual
DUS Electrical Diagrams
DUS Complete Mechanical Drawings
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ARCHIVE SUBSYSTEM
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BIT SYNCS
Refer to FIGURE 3; Archive System Functional Block Diagram
The Bit Syncs receive the demodulated digital data from the PSK Demodulator
in the DUS Antenna Subsystem via an optoisolator; they stabilize the time base
of the digital bit stream by band pass filtering utilizing phase locked loop
techniques; and they extract a bit clock properly phased to the data.
Two bit syncs are used because the bit stream contains data at two distinct,
duty cycle shared frequencies, (one associated with the visible sensor data and
one associated with the infrared (IR) sensor data). The bit syncs are identical
units with different plug-ins. Both are EMR/Schlumberger Model 2726-02 PCM
Signal Conditioners.
The retransmission of the sensor scans are assigned to the time interval
during which the satellite is scanning space (not scanning the earth) on a
duty cycle basis, and therefore, the exact bit rate will be dependent on both
the resolution mode the satellite is operating in and its exact spin rate. The
resolution mode is a gross, step function bit rate change and requires a specific
plug-in for the visible bit sync for each mode. The modes are A, B, C & D, and
only .the visible resolution is affected from mode to mode. The IR
resolution and therefore bit rate, remains constant. Refer to Appendix A;
SMS VISSR Data Formats.
The satellite spin rate is a smaller bit rate change and the bit syncs are
designed to track this drift over a + 2.5 rpm (@ 100 rpm nominal) spin rate
change. This is a relatively large spin rate change and will be experienced
only when the satellite jets are fired during maneuvers. Small timing boards
are provided for the bit sync plug-ins to allow them to track the satellite
spin rate over its entire designed operating spin rate range of 50 rpm to
4-7
110 rpm.
The output of each bit sync is a digital bit stream and a bit clock phased
to it. In reality, two bit clocks are available, one in phase with the data
and one lagging the data by 90 degrees.
The bit syncs are written up in detail in the manuals provided by EMR/
Schlumberger (PCM Signal Conditioner Model 2726-02 and Selector Modules
Model 2727).
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PUS/ARCHIVE INTERFACE
Refer to FIGURE 3; McIDAS Archive System Functional Block Diagram
The DUS/Archive Interface accepts the visible and IR serial bit streams
with associated bit clocks from the Bit Syncs; decodes the PN sequence to
determine the data interval for each sensor scan (8 visible and 1 IR); decodes
data documentation to be displayed on the front panel and to be distributed
to the Archive Control; and translates the data to the NRZ(L) format, which
is supplied (with a clock) to the Archive Control.
The DUS/Archive Interface is, in reality, a subsection of the "Direct
Readout Ground System. Digital Interface Electronics System (EMR POA B5885)"
as designed and built by EMR/Schlumberger for NOAA. Checking the manual for
the above named system, (FIGURE 1-1, page 1-2) indicates that the DUS/Archive
Interface is the EMR Frame Synchronizer without the simulator or the PSK
Modulator.
The DUS/Archive Interface also contains a subsystem known as the "Data
Stripper and Display" which the EMR/Schlumberger unit does not contain. Its
purpose is to selectively decode data documentation words (either IR or
visible) and to display this data in the form of a bit pattern and a hexa-
decimal encoded readout. The operator selects the word number and whether :.
IR or visible by means of thumbwheel switches.
More details on the operation of the DUS/Archive Interface Data Stripper
and Readout will be made available at a later date.
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ARCHIVE CONTROL
Refer to FIGURE 3; McIDAS Archive System Functional Block Diagram
GENERAL
The Archive Control accepts the SMS serial data, data clock, sector clock,
sector end, and frame code from the DUS/Archive Interface and together with
the three Data Buffers and the Documentation Generator, supplies the SMS data
to the biphase modulator at the proper rate (7 megabits) and with the proper
phase, to allow recording it on the Archive Slant Track Video Recorder.
The recording format on the Slant Track Video Recorder calls for .one sector
(sensor scan) to be recorded on one track of the tape. Refer to FIGURE 4;
Slant Track Video Recorder Tape Format. The Slant Track Video Recorder operates
asynchronous from the satellite spin rate and writes 20 slants per second.
Therefore, it can accept satellite data at rates up to 20 sectors per second.
The SMS satellite has a nominal spin rate of 100 rpm and produces nine sensor
scans (8 visible and 1 IR) for each rotation when in mode A (half mile resolu-
tion) . This means 900 sectors are generated per minute or 15 sectors are
generated per second. On the average then, 20 tracks are available to record
15 sectors of information; which implies a slant utilization efficiency of 75%. .
The slants that do not contain data (missed slants) are recorded with proper
multiple sync and sync pulses, but all data is forced to zero.
All sectors, however, do not contain the same number of bits. The eight
visible sectors each contain 104,832 bits for mode A, 52,416 bits for mode B,
and 15,968 bits for modes C & D. The IR contains 39,312 bits per sector for
all modes. Refer to APPENDIX A; SMS VISSR Data Formats. When the tracks are
written however, the bit rate is constant at 7 megabits and consequently, a
sector with fewer bits does not fill the entire track.
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The remainder of the track is filled with whatever happened to be left
over in the higher level addresses of the Data Buffer used for that slant.
This means the archive becomes less and less efficient as the satellite
changes from mode A to mode B to mode C/D. Mode B (one mile resolution)
for instance, implies half the number of visible sectors per satellite
rotation and half the number of bits per visible sector. This means only
5 sectors (4 visible and 1 IR) per satellite rotation; which in turn
implies only 8.3 sectors per second (at 100 rpm satellite spin rate) for
8 3
a track utilization efficiency of only ~- x 100 = 41.5%. The bit packing
efficiency is even less because each visible slant recorded is only half
full and the IR slant is only about 40% full.
LOADING SEQUENCE
The Frame Code word of the IR and visible data documentation (word 4
in both cases) goes to a.one with the first satellite rotation of a new
picture and goes to a zero after the end of the last satellite rotation of
the picture. Refer to APPENDIX A; SMS VISSR Data Formats. The DUS/Archive
Interface decodes the Frame Code word of the IR data documentation and
provides it (as Frame Code) to the Archive Control. See Archive Control
Schematic. This Frame Code signal is used to put the Archive Slant Track Video
Recorder into the record mode via JK Flip Flop chip 27 and the Relay Interface
and to initialize the entire Archive Control by generating a Master Clear
via mono chip 9 and gate chip 8.
Once the picture transmission is started, the DUS/Archive Interface
provides the data and data clock for each sector (sensor scan) to the
Archive Control, as they are received. These sectors include the data,
the data documentation and the PN sequences; but not the earth view interval.
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In addition, the DUS/Archive Interface provides the Sector Clock signal, which
is a zero going pulse of one bit period duration, synchronous with the data
clock cycle previous to the first data bit of each sector. Actually, it is
previous to the first bit of the data documentation. This format is the same
for IR and visible and for modes A, B, C & D; the only difference is the actual
frequencies involved.
The very first sector clock of a picture transmission is used to enable
the T 3 Sequencer within the Archive Control, which had been initialized to
state 00 by the Master Clear pulse generated by the Frame Code word. Once
enabled, the * 3 Sequencer advances on the lagging edge of each successive
sector clock pulse and thereby sequentially interrogates the three data buffers
(via the Data/Data Clock Multiplexer), as SMS data is provided sector by
sector, from the DUS/Archive Interface. Note that the buffer loading is an
"advance then load" operation in that the * 3 Sequencer is advanced to its
new state just before the data for that state is presented.
Each Sector Clock enables the Data Clock to be presented to the Data/Data
Clock Multiplexer by means of JK Flip Flop Chip 3 and gate Chip 6. The Data.
Clock remains enabled for the duration of the sector and is disabled via the
Sector End signal from the DUS/Archive Interface.
UNLOADING SEQUENCE .
The unloading sequence is synchronous with the Archive Slant Track Video
Recorder. The "Slant Track Control" board within the Archive Slant Track
Video Recorder generates a zero going pulse of approximately 1 ysec duration
called the Start Slant pulse. The leading edge of this pulse occurs when the
scanning record/reproduce head is at the proper point on the track to begin recording
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data. This start slant pulse is sent to the biphase Modulator where it
initializes the recording process. It is also sent to the Archive Control
where it initializes the unloading process if conditions are "proper"..
In order to understand what is meant by "proper conditions", it is
necessary to realize that unloading the Data Buffers must be in the same
sequence as they were loaded in and must be phased so that as each Data
Buffer loading is completed, the very next Start Slant pulse will result
in this Data Buffer being unloaded. The Sequence Coincidence Detector
(See Archive Control Schematic) assumes that if the Unloading v 3 Sequencer
is attempting to unload a particular Data Buffer when a start slant pulse is
generated, and if the Loading * 3 Sequencer is presently loading the next
Data Buffer in the sequence, then and only then, will the Start Slant pulse
be allowed to initialize the unloading process.
There are three conditions which will result in a Start Slant pulse
initializing the unloading process; if Data Buffer A is to be unloaded and
Data Buffer B is being loaded; or if Data Buffer B is to be unloaded and
Datter Buffer C is being loaded; or if Data Buffer C is to be unloaded and
Data Buffer A is being loaded. If either of these three conditions are
present when the leading edge of a Start Slant pulse arrives at the Archive
Control, JK Flip Flop Chip 23 will be toggled. Because of the feedback from
Q to the asynchronous reset of this Flip Flop, only a narrow pulse (approximately
500 nsec duration) will be generated. This zero going pulse is sent to the
Documentation Generator as the Start Documentation pulse to start the
encoding of the documentation word.
Meanwhile, the biphase Modulator has also received a Start Slant pulse from
the Slant Track Control Board Recorder and immediately starts to encode data. Once
initialized, the Modulator controls the entire recording process until the
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end of the track. First of all, it records a Multiple Sync Word, which is
eight sync words in a row. A Sync Word is one cycle of a square wave with a
period of 420 nsec (3 x 140 nsec). See FIGURE 10; Archive Track Format. Then
it encodes as the first bit, the level which exists on the Slant Track Data line,
and at the same time sends an active edge (positive going) of Slant Track Data
Clock to the Archive Control and to the Documentation Generator, asking for the
next data bit. On the next cycle of the 140 nsec biphase clock, this data bit
is encoded arid the next bit is asked for. See FIGURE 9; Biphase Encoding Format.
This continues for an entire record (192 bits). The Modulator then inserts a
Sync Pulse before it continues to encode the next record. After all 548
records are encoded, the Modulator encodes the second Multiple Sync Word,
sends a Slant Done pulse of approximately 1 ysec duration to the Archive Control,
and terminates encoding until the next Start Slant.
It should be noted that although the Archive Control and Documentation
Generator send data in response to the Modulators request for bits only
under "proper conditions", the Modulator always records a track in response
to a Start Slant. The Multiple Sync Words, Sync Words, and data encodings
are generated and recorded properly. However, because the Archive Control
and Documentation Generator do not respond, the data always appears to be
zeros and therefore, skipped slants contain all zero data.
When the Documentation Generator receives the Start Documentation pulse
from the Archive Control, it begins to send documentation data to the
Modulator in response to its Slant Track Data Clock. The documentation
data consists of one record (192 bits) of a zero-one fill pattern and one
record (192 bits) of documentation data. Refer to FIGURE 5; Documentation
Data Format.
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, The zero-one fill pattern is generated in the Archive Control by JK Flip
Flop chip 24,under the control of the Documentation Generator. Immediately
after receiving the Start Documentation pulse, the Documentation Generator
sends the Fill Pattern Enable signal to the Archive Control which allox^ s
JK Flip Flop. Chip 24 to respond to the Modulator's Slant Track Data Clock
and thereby generates the zero-one.fill pattern.
The Documentation Generator counts the Slant Track Data Clock pulses
and sends the Fill Pattern Reset signal to the Archive Control to terminate
the zero-one fill pattern when 192 bits have been recorded. The Documentation
Generator then records the 192 bits of documentation data according to the
Slant Track Data Clock, by sending an active Documentation Data Gate and the
documentation data itself to the Archive Control. This same Documentation
Data Gate is resent from the Archive Control to all three Data Buffers as a
pre-unload signal which is used to disable the refresh clock.
After the 192 bits of documentation have been encoded, the Documentation
Generator sends a Documentation Completed pulse (zero going) to the Archive
Control. This pulse is processed in the Unload Multiplexer to provide an
Unload signal to the appropriate Data Buffer. In addition, the Documentation
Completed pulse is used to gate the Slant Track Data Clock to the same Data
Buffer. The Data Buffer then sends SMS data to the Archive Control and
ultimately to the Modulator. In this manner the sequence of recording the
fill pattern, documentation, and SMS data (for one sector) is accomplished.
When the Modulator finishes recording all 548 records for that track,
it records the final Multiple Sync Word and sends a Slant Done pulse (zero
going) of approximately 1 usec duration to the Archive Control. This pulse
disables the Slant Track Data Clock from getting to the Data Buffers and
advances the Unload * 3 Sequencer.
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Note that although the Unload T 3 Sequencer is advanced immediately
after a Data Buffer is unloaded, it still amounts to an advance-unload
operation because it was "advanced" to zero during the master clear which
was held active between pictures and released at the beginning of the
picture in question. Thus both the Load T 3 Sequencer and the Unload •=• 3
Sequencer are advance' - load/unload operations and therefore Data Buffer
A will always be first loaded and first unloaded.
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DATA BUFFERS
See FIGURE 3; McIDAS Archive System Functional Block Diagram
GENERAL
The purpose of the Data Buffer is to provide temporary storage of the
data from one sector (sensor scan) of the SMS satellite. The sector data
is loaded into the Data Buffer in synchronism with the satellite via the
Archive Control. It is then held and finally unloaded in synchronism with
the Archive Slant Track Video Recorder under the control of the Modulator.
In this manner, the Data Buffer performs the time base translation and the
phasing function which ties together.the asynchronous SMS data source and the
SMS archive tape.
The McIDAS Archive System must buffer three sectors deep as shown in
FIGURE 6; Data Buffer Load/Unload Sequence, and therefore requires three
Data Buffers.
Each Data Duffer has a storage capacity of 131,072 bits (128 x 1024) and
is used to store one sector (sensor scan) of data from the SMS satellite.
The exact number of bits contained in a sector depends on whether it is a
visible or IR sector and if visible, what resolution mode the satellite is
operating in. The largest capacity is required to store a visible sector
in mode A (half-mile resolution). In this case, a 104,832 bit capacity is
required.
Each Data Buffer consists of a Memory Board containing 128 dynamic
(MOS) RAM chips each organized as a 1024 x 1 bit memory; a Buffer Control
Board; and a board containing eight sense amplifiers. The memory chips
used are the Mostek MK 4008-9P. Refer to APPENDIX B: Miscellaneous
Data Sheets. Because it is a dynamic RAM, there is a minimum clock fre-
quency as well as a maximum clock frequency for proper operation of the
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chip. The chip requires a minimum of 1 psec for a write or refresh cycle
(800 nsec for a read cycle) and can only store data for about 1 msec. The
chip is not refreshed during a read cycle, but is refreshed during a write
or refresh cycle. The Data Buffers are designed without a separate re-
fresh cycle, and will work with IR and mode A or B visible data only.
The highest freqencies occur during unload when data must be provided
to the Modulator at a 7 megabit rate. It is precisely because of the need
to keep up with the demands of the Modulator that it is difficult to add
a priority refresh cycle to the memory during the unload phase. Yet, be-
cause the unloading takes about 14 msec to accomplish, the memory must be
refreshed. The Data Buffer design solves the 7 megabit rate problemiby
storing the data as 16 bit words and solves the refresh problem by combining
a refresh cycle with each read cycle.
The memory cycle when loading is Read-Write, and when unloading is
Read-Refresh. During loading, the Read portion of the memory cycle does
not accomplish anything useful.
MEMORY ORGANIZATION
The memory is wired as 8 sets of 16 chips each for a total storage
capacity of 8192 (8 x 1024) 16 bit words. Data is moved in and out of the
memory in 16 bit blocks. Each 16 bit chip set, has 1024 locations which are
interrogated with two 5 bit words (Row Address & Column Address). The 8
sets are interrogated in sequency by utilizing the chip enable (CE). See
MK 4008-9P Specifications in APPENDIX B; Miscellaneous Data Sheet and
FIGURE 7; Data Buffer Functional Layout.
The Memory Address Generator (refer to the Data Buffer Schematic) pro-
duces the Row Address, Column Address and Row Enable signals necessary to
sequence the memory properly for loading and unloading. Because refreshing
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a chip requires all 32 Row Address locations to be interrogated, the
Row Address sequences are at the highest rate. The Row Enable is next
and the Column Address sequences last.
The relative position of the Row Enable and the Column Address can be
reversed, but is this way because it produces a "fail soft" situation in
case a chip or chip location does not store data properly. Accordingly,
as Row Enable is advanced, it means an entire new set of 16 chips is
selected. This means that if a chip location is bad, less adjacent data
will go through that chip location before the next chip location is
selected. If the Column Address had been sequenced after the Row Address
instead of Row Enable, 32 times as much adjacent data would have been
lost. In an image, the difference is between 32 relatively small vertical
strips of bad data versus one wide strip of bad data. It should be pointed
out that this organization is complicated by the fact that a particular chip
handles only one bit of a 16 bit word which in turn, is made up of 6 bit
words for visible or 9 bit words for IR. This means that a bad chip affects
only one bit of a data word at a time and the binary weight of the affected
bit changes from one data word to the next. It has, of course, a well
defined repeatable pattern, but the point is that the 16 bit word organiza-
tion in itself contributes to a fail soft situation in the case of bad
chip locations. Experience has shown that bad chip locations result in
image damage which is aesthetically noticeable and which causes automatic
correlation programs difficulty, but enough data is present to generally
allow a viewer to determine what is happening in the area.
TIMING
Unloading the Data Buffer is done at the 140 nsec period (7 megabit) bit
rate of the biphase Modulator. This 140 nsec rate is constant no matter whether the
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data is IR or visible or what resolution mode the satellite is in. This
means the Data Buffer must provide a 16 bit word every 2.24 ysec (446K Hz
rate). The minimum time for a read-write/refresh cycle is 1.45 ysec
(t = 450 nsec + t = 450 nsec + t ~= 550 nsec). The actual design has
t = 600 nsec, t = 500 nsec and t =1.14 nsec. See FIGURE 8; Data
Buffer Load/Unload Timing.
The important factor when loading the Data Buffer is the time the chips
can hold the data before they must be refreshed. The MK 4008-9P are cheaper,
selected versions of the MK 4006/4008 chip which has a refresh time of 2 msec.
The MK 4008-9P is specified for only 1 msec refresh time. The other two
specifications which are reduced is memory cycle time and "power down"
characteristics. A refresh cycle for a chip actually requires 32 separate
write or refresh cycles to be performed, i.e. the 32 states of the 5 bit Row
Address must each be hit with a write or refresh cycle. The design of the
Data Buffers is optimized in view of this restriction by using the Row Address
as the highest speed addressing index and by organizing the memory so that
all the chips in the memory receive the same Row Address (and Column Address)
and are either written or refreshed for every 16 bit word loaded. This
means that for every 32 16 bit words loaded into the Data Buffer, the entire
memory (all 128 chips) is refreshed.
SMS IR data comes in at the rate of 524.16 K bits/sec for the nominal sat-
ellite spin rate of 100 rpm. This means a 16 bit word is received every 30.5
ysec. The 32 words required to refresh the memory will take 0.977 msec.
Comparing this to the 1.0 msec refresh time specified for the chip, it is close.
Visible mode A data (half mile resolution) on the other hand, has a bit
rate of 1.747 megabits/sec @ 100 rpm, which means that the memory is re-
freshed every 293 ysec. Visible mode B data (one mile resolution) has a
bit rate of only 436.8 K bits. Note this is less than the IR bit rate of
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524.16 K bits. Visible Mode B will refresh the memory every 1.17 msec.
This is some 17% over the specified refresh time for the MK 4008-9P chip,
but still well within the 2 msec refresh time of the MK 4006/4008 from
which the MK 4008-9P is selected. It is to be expected that the Data
Buffers should work in mode B, and in fact, experience indicates tha£
they do.
Modes C and D on the other hand, have a bit rate of only 33.28 K bits
@ 100 rpm, which results in a refresh time of 15.38 msec. The Data Buffers
can definitely not handle the mode C & D visible data. Note that the IR
bit rate is still the same and can be processed no matter what resolution
mode the satellite is in.
DETAILED OPERATION
The proper control signals for the memory chips are generated in the
Buffer Control. See Data Buffer Control Schematic. One of three clock
signals are always presented to the 16 Bit Word Formatter via gate Chip 4.
The Load Clock and the Unload Clock come from the Archive Control and are
gated in conjunction with the Load and Unload signals (as applied to gate
chip 1 of the Buffer Control) so that only one or the other (never both)
can be present at any one time. If the Data Buffer is not in either the
load or unload mode, i.e., in a standby (or data hold) mode, then the
Refresh Clock, as generated by mono chip 3, is applied to the 16 Bit Word
.Formatter.
Chips 26, 27, 13 & 14 divide the input clock (chip 4 pin 12) by 16
in order to generate the Word Clock (chip 21 pin 4). Simultaneously, the
input clock is also advancing the 16 bit serial to parallel converter
(chips 28, 29, 15 & 16) and the 16 bit parallel to serial converter
(chips 32, 33, 19 & 20). The Word Clock resets the * 16 shift register
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and stores the contents of the 16 Bit Serial to Parallel Converter in a
16 bit latch (chips 30, 31, 17 & 18). See FIGURE 8; Data Buffer Timing.
Simultaneous with the generation .of the Word Clock, .chip 22 is
asynchronously set by the T 16 Shift Register (chip 14 pin 11). This puts
the 16 Bit Parallel to Serial Converter into the parallel load mode. When
the active edge of the next clock pulse occurs, a new 16 bit word from the
Memory is loaded. This same clock edge clocks chip 22 to the reset state
/
and thereby returns the 16 Bit Parallel to Serial Converter to the serial
mode so that subsequent active clock edges will shift the data out to the
Archive Control and ultimately to the Modulator.
Note that even though one clock edge was used to do a parallel transfer
of date into the 16 Bit Parallel to Serial Converter, no data was lot be-
cause the parallel transfer operation places the next bit on the Data Out
line..
The lagging edge of the Load/Shift Control signal (chip 22 pin 6) .
triggers mono chip 21 pin 5 which generates a 600 nsec pulse. At the time
of the leading edge of this pulse, the decision is made whether this is to
be a write cycle or a refresh cycle. If the Data Buffer is in the load mode,
then gate chip 1 pin 5 will be low and the 600 nsec pulse will not set JK
Flip Flop 22 pin 9 and chip .12 will be enabled. This will allow Row Enable
signals to be generated and data will be written into memory as required
by the Load Mode.
On the other hand, if the Data Buffer is not in the Load Mode (implies
either in the Unload or the Standby Mode) the 600 nsec pulse will get to
JK Flip Flop chip 22 pin 9 and its leading edge will cause the Row Enable
signals to be disabled thereby refreshing.the chips.
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The 600 nsec pulse width is necessary to allow the Row Enable signals
to stabilize if they were changed on the leading edge. The lagging edge
triggers mono chip 5 pin 12 which generates a 500 nsec pulse which is routed
to all the chips in the memory as the Read/Write (R/W) pulse. At the time
of the lagging edge of this pulse, each chip is either written or refreshed
depending on the state of its Chip Enable. If the Chip Enable is low,
the chip will be written and if it is high, it will be refreshed.
At the completion of the R/W pulse (mono chip 5 pin 12), the Memory
Address Generator is advanced to the next address location and the cycle
is repeated. . . ..
I
The timing described above results in a Read-Write/Refresh sequence
which occurs for each Word Clock (16 data clock cycles) whether the Data
Buffer is in the Load, Unload or Standby Mode. The Unload and Standby Modes
are the same except for the origin of the data clock. In the Unload Mode,
the data clock comes from the Archive Control as the Unload Clock, and for
the Standby Mode, the data clock is the Refresh Clock generated in the Buffer
Control section of the Data Buffer. The unique feature about the Load Mode
is that JK Flip Flop chip 22 pin 9 is held reset for the duration of the
Load Mode and therefore, the memory chips are always enabled. This produces
the write cycle instead of the refresh cycle in the basic Read-Write/Refresh
memory cycle.
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DOCUMENTATION GENERATOR
Refer to the Documentation Generator Schematic
The purpose of the Documentation Generator is to generate, store, and
insert 384 bits of "documentation data" into the first two records (192
bits per record) of each track recorded by the Archive Slant Track Video
Recorder. These two records are in addition to the SMS sector data which is
recorded and which contains its own documentation (referred to as "data
documentation".)
The first record written contains only a zero-one fill pattern, i.e.,
a recurrent 0-1-0-1-0-1 bit pattern for 192 bits. The purpose of this
record is to provide an "average" type signal to the RF Equalizer of the
Playback Slant Track Video Recorder during playback to allow the turn-on
transcient to settle down under optimum conditions.
The second record contains the Frame Number, Slant Number, Manual Set
information, Time, and Sector Identifier. See FIGURE 5; Documentation Data
Format.
The Sector Identifier originates in the DUS/Archive Interface by decoding
the PN sequences to find the IR sector, and counting the visible PN sequences
to generate the visible sector identifier. Note, for mode B the sector
identifier counts, 0000, 0001, 0010, 0011, 0100. No allowance is made for
the fact that in mode B the sensors are paired (1&2, 3&4, 5&6, 7&8)
to produce the four visible sensor scans.
Also, the Sector Identifier is generated, sent to the Documentation Generator,
and recorded on the Slant Track Video Recorder in real time, whereas the
SMS data being recorded on the same track has gone through a Data Buffer.
This means that the Sector Identifier recorded on a particular track does not
correspond to the SMS data on that track. Instead, it corresponds to the SMS
data which will be recorded on the next track.
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The zero-one fill pattern is not generated in the Documentation Gen-
erator. It is generated by JK Flip Flop chip 24 pin 7 in the Archive
Control. Its generation is, hox^ever, controlled by the Documentation
Generator. When the leading edge of the Start Documentation pulse is
received from the Archive Control, the Fill Pattern Enable signal is brought
high and sent to the Archive Control to enable JK Flip Flop chip 24 pin 7
to generate the zero-one fill pattern synchronously with the Slant Track
Data Clock from the Modulator. In addition, the Slant Track Data Clock is
applied to the 96 bit shift register in the Documentation Generator. Be-
cause the Shift/Load signal is low at this time, this results in loading
the documentation data into the 96 bit shift register for each of the 192
Slant Track Data Clock cycles involved in recording the fill pattern. As
the fill pattern is being recorded, chips 49, 54 & 59 of the Documentation
Generator count 192 Slant Track Data Clock cycles (one record) and then,
terminate the fill pattern by sending the Fill Pattern Reset Signal to the
Archive Control.
At the same time, the Documentation Data Gate signal is sent to the
Archive Control to enable the documentation data to be recorded as the
next (second) 192 bit record,and the 192 bit shift register containing
the documentation data is put in the shift mode by bringing the Shift/
Load signal (gate chip 56) high. The next 192 Slant Track Data Clock
cycles result in the documentation data being shifted out of chip 45 pin 12,
sent to the Archive Control, and ultimately recorded as the second record
on the track.
After a total of 384 Slant Track Data Clock cycles are counted, JK
Flip Flop 63 is set, resulting in the Documentation Data Gate and the Fill
Pattern Enable signals being reset. Mono chip 65 pin 5 is also triggered
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and the resultant 100 nsec pulse is sent to the Archive Control where the
lagging edge is used to gate on the Slant Track Data Clock; and to enable
the * 3 Unload Sequencer, in preparation for recording the SMS data from
the Data Buffer. The 100 nsec delay is to make sure that the Slant Track
Data Clock is gated during the interval of the inter-record sync pulse.
This eliminates any possibility of a glitch due to different delays involved
in getting the Slant Track Data Clock from the Modulator to the Documentation
Generator, and from the Modulator to the Archive Control.
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MODULATOR
Refer to FIGURE 3; McIDAS Archive System Functional Block Diagram
and the Modulator Schematic.
Details on the operationof the modulator is not now available and
will be provided at a later date.
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RECORDING SUBSYSTEM
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SLANT TRACK VIDEO RECORDER
Refer to FIGURE 3; McIDAS Archive System Functional Block Diagram
GENERAL
The Slant Track Video Records work in conjunction with the Archive
Control and the Modulator to record SMS data and in conjunction the Demodula-
tor & MSU Control to playback SMS data. The Slant Track Video Recorder consists
of a scanner assembly containing the video record/reproduce head which
rotates at 3600 rpm (60 rps); a tape transport which moves tape past the
scanning head at 2.30 inches per second; a transport Remote Control Assembly
which allows the Slant Track Video Recorder to be automatically started and
stopped as data is received from the satellite; and a Slant Track Control
Board which maintains the proper relationship between the scanning head and
the tape in order to initiate recording of each track (by generating the
Start Slant signal), to document where on the tape this track is located
(by generating the Audio I tone burst) and to initiate the playing back of
each track (by generating the Playback Gate Signal).
The details ofoperation of the Scanner Assembly, the Tape Transport,
and the Remote Control Assembly, is covered in the' Service Manual of the
IVC-900 Video Tape Recorder. The Slant Track Control Board is not a normal
part of the IVC-900 Video Tape Recorder, and represents what had to be added
to the IVC-900 Videotape Recorder to make it a Slant Track Video Recorder.
In normal operation, the tape moves a linear distance of 115 mils for
each scan of the rotating record/reproduce head. This provides a 6 mil wide
video track with a 3.5 mil guard band on either side of it, written at an
angle of 4.75 degrees from the direction of tape motion. This format records
60 tracks a second, with each track capable of recording 16 msec of data
with frequency components up to about 10 MHz. See FIGURE 4; Slant Track
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Video Recorder Tape Format.
The SMS data to be recorded is received from the Modulator as 14 msec
bursts, biphase encoded at a 7 megabit rate (140 nsec period). Each burst
contains one sector (sensor scan) of SMS data and nine bursts are generated
for each satellite rotation for resolution mode A (half mile resolution).
Since the satellite nominal spin period is 600 msec (100 rpm), there will
be 15 data bursts to be recorded per second. The maximum designed spin
rate of the,satellite is 110 rpm and therefore, the maximum burst rate would
be 16.5 bursts per second.
Since each data burst can be recorded on one track, the normal 60
tracks per second write rate of the Slant Track Video Recorder is wasteful
of tape. To correct this, the tape speed has been modified to 20 slants per
•\
second by reducing the diameter of the motor drive pulley by a factor of
three and recording on every third scanner rotation. This results in the
same 6 mil video track with 3*5 mil guard bands, but the angle the track is written
at is slightly larger due to the reduced linear tape speed.
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SLANT TRACK CONTROL BOARD
The Slant Track Control Board provides the timing necessary to record
and play back data in the above described format. See Slant Track Control
Board Schematic. The basic input is the Scanner Tach Pulse vjhich originates
as a photo electric pickup from a strip of reflective tape mounted to the
Scanner Assembly of the Slant Track Video Recorder. This Tach Pulse signal
contains both positional frequency and phase information about the scanning
record/reproduce head, and is picked off at pin 2 of the Scanner Servo No. 2
Board and routed to pin 30 of the Slant Track Control Board.
The Tach Pulse is detected by comparator CM339-A3 which in turn clocks
mono 4013-Al. The lagging edge of this Record Delay Mono Pulse is'adjusted
to occur just after the crossover (point where the head momentarily leaves
the tape and returns to begin another slant track), so that data is positioned
properly on the track. This lagging edge also clocks an 8 bit shift register
(4015-A1 & A2) which feeds a selection matrix made up of gates 4011-A, -B,
-C and 4012-A. This selection matrix determines how many scans are made
between recordings and is presently wired to divide by three.
The lagging edge of the Record Delay Mono also clocks Flip Flop 4013-A2
which enables an astable (4013-C2) to produce a 1KHz tone burst. This Pre-Slant
Signal is fed to the Audio I Board via a 0033C coax driver, and is recorded
on the tape. The Pre-Slant Signal is recovered on playback to indicate which
scan of the record/reproduce head is actually traversing the center of the
recorded track.
The lagging edge of the Record Delay Mono also clocks Flip Flop 4013-B1
which delays one scan and then triggers mono 4013-C1 to produce the Start
Slant pulse. This pulse goes to the Modulator and the Documentation Generator
to actually start the recording process. In this manner, the Pre-Slant Signal
is recorded one scan early to allow the proper gating to be accomplished before
the beginning of the scan of interest.
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Switch SI was originally included to allow setting up the Record Delay
Mono but is no longer used because a better setup procedure is now used.
The switch should be left in the +12v Record position at all times.
In playback, the Pre-Start Signal from the Audio I Board is detected
by comparator CM339-A1 and fed to a peak detector and integrator consisting
of D6, R41 & C16. Comparator CM339-A2 detects the integrated signal and
provides an enable to Flip Flop 4013-D2. Meanwhile, Playback Delay Mono
4013-D1 has been detecting the Tach Signal and providing a clock to Flip Flop
4013-D2 at the exact center of the record/reproduce crossover. Consequently,
,^
Flip Flop 4013-D2 toggles just before the recorded data will be played back.
This signal is sent to the Demodulator as the Playback Gate.
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MSU SUBSYSTEM
4-33
DEMODULATOR
Refer to Demodulator Schematic
The Demodulator receives the archived data from the Playback Slant
Track Video Recorder; translates the biphase data information to the more
useful NRZ (L) with clock format; and extracts the Multiple Sync Words,
Sync Words, and XSN Gate, needed by the MSU Interface to properly present
the recorded SMS data to the McIDAS Computer.
The Demodulator uses the Playback Gate from the Slant Track Control
Board within the Playback Slant Track Video Recorder to determine when to
start looking for the RF. .In reality, the RF for a particular track is
present for all three scans of the Record/Reproduce Head, but only one scan
is directly down the center of the recorded track. The other two overlap the
guardband and the previous track on one side and the guardband and the
next track on the other side, and consequently, have reduced signal to noise
ratio. By using the Playback Gate, the Demodulator is assured of working
with the best signal.
After determining which scan to work with, the Demodulator uses the
Unlimited RF from the RF Equalizer of the Playback Slant Track Video Recorder,
to determine when the crossover gap is completed and the actual RF is being
received. The Unlimited RF is detected by comparator chip 2 pin 11, and a
short pulse is generated on each transition of the resultant square wave
by monos implemented with gate chips 3 & 5. These pulses are sent to the
retriggerable mono chip 18 which generates the Slant Duration signal which
stays high until a gap in the pulses of greater than 28 ysec is detected.
The leading edge of this Slant Duration signal toggles D Flip Flop chip 15
pin 5 (if the playback'. Gate is active) to produce the XSN Gate signal.
•This XSN Gate enables the Demodulator to start decoding the SMS data.
The RF from the Playback Slant Track Video Recorder is in the biphase
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format (See FIGURE 9; Biphase Encoding Format) and as such, information is
contained in the absolute timing between successive zero crossings. This
makes it necessary to detect the zero crossings very accurately. The phase
and frequency compensation and the first three levels of limiting is performed
in the RF Equalizer Board of the Playback Slant Track Video Recorder. This
limited RF is then sent to the MSU Bay where three more levels of limiting
are performed (in the RF limiter) before it reaches the Demodulator as the
Limited RF.
The zero crossings of the Limited RF are detected by comparator chip 8
to produce a square wave. If the XSN gate signal is active, (indicating
that the Limited RF being received should be decoded) this square wave is
presented to two monos (chips 11, 10 & 12) which produce 20 nsec pulses at
each zero crossing. These XSN pulses (chip 12 pin 3) are fed to retrigerable
mono chip 22 which decodes the Sync Pulses. These Sync Pulses indicate the
intervals between 192 bit records and are used in the Sectorizer to do a
preselection of the data which is sent to the Computer. Within the Demodulator,
the Sync Pulses are sent to mono chip 21, shift register chip 20, and Flip Flop
chip 15 where the Multiple Sync Word is detected. A Multiple Sync Word is
written only at the very beginning and the very end of the recorded track
and is used via gate chip 5 pin 9 to terminate the XSN Gate at the end of the
recorded data on'the track.
The XSN Pulses are also applied to the data decoding mono (chips 14,
13, & 12), which together with JK Flip Flop's (Chips 14 pin 7 and 19 pin 9)
produce the data in the NRZ(L) format. The Data Clock is generated by mono
chip 25 pin 5 utilizing the Sync Pulse and the leading edge of the XSN Pulses.
Both the Data and the Data Clock are sent to the Computer Word Generator via
the Digital Mux.
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MSU CONTROL
Refer to the MSU Interface Schematic
MSU INTERFACE
The MSU Interface coordinates the efforts of the Computer Word
Generator, the Sectorizer, and the Digital Mux, so that the handshaking
conventions of the Computer (through its remotest periferal, the Unit
Interface), are obeyed, and that the Real Time and Archive SMS data is
properly ingested into the McIDAS System. The proper place to begin to
understand the details of the MSU Interface operation is with the Computer
/
Word Generator.
COMPUTER WORD GENERATOR
The purpose of the Computer Word Generator is to convert the serial
data from either the Demodulator or the Real Time Ingestion System to the
24 bit word format required by the McIDAS Computer.
The Data arrives in the NRZ(L) format with the Data Clock. The Data
Clock simultaneously shifts the Data into the 24 bit Data Shift Register
and a "one" into the * 24 shift register. After 24 shifts, the "one" reaches
the final stage of the ^24 Shift Register and is used to reset the v24 Shift
Register and to load the 24 bits of Data contained in the Data Shift
Register into the Data Transfer Buffer. These 24 bits of Data are then
presented to the Unit Interface and put on the input bus to the computer.
The reset pulse is also applied as a clock to JK Flip Flop C14 pin 13, which
generates a Data Available signal to the computer (via the Unit Interface
Board) if the Gated On-Line signal is active. (C14 pin 11).
The Gated On-Line signal originates in the MSU Interface as the On-Line
signal. This On-Line signal is the Playback On-Line control signal from the
computer, synchronized to the beginning of the next playback track. It
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it ANDED with the output "mask" of the Sectorizor to produce the Gated
On-Line signal. The Playback On-Line control signal from the Computer arrives
vis the Unit Interface at latch chip C17 pin 12 and is applied to JK Flip Flop
chip C16 and pin 3. This Flip Flop then generates the On-Line signal at the
beginning of the next full track utilizing the XSN Gate signal and the Slant
NX
End Interrupt signal.
Latch chips C17, C18, C19 and C20, comprise a small memory for control
bits as sent by the Computer (via the Unit Interface), to control the
operations of the MSU Subsystem and the Playback Slant Track Video Recorder.
C17 pin 12 is the Playback Qn-Line control bit which is discussed above. CIS
pin 13, CIS pin 12 and C19 pin 15 are the three bits for control of the
Playback Slant Track Video Recorder transport (Fast Forward, Fast Reverse
and Play). C19 pin 13 is the Direct Mode/Archive Control bit which operates
the Digital Mux within the MSU Interface to select either real time SMS
data or archive SMS data to be inputted to the Computer Word Generator and
ultimately to the Computer. CIS pin 14 is the Mask Loading Enable Control
bit which is routed to the Sectorizer where it enables the Computer to load the
appropriate "mask" into the Sectorizer for preselecting the data ingested
by the computer.
SECTORIZER
The purpose of the Sectorizer is to allow the Computer to cull the data
it ingests from each track of the Playback Slant Track Video Recorder, before
it gets to the computer. This is important because of the large volume of
data contained on each track and because of the large amount of core and CPU
cycles involved in handling all this Data,
The Sectorizer accepts a 32 bit word (mask) from the Computer via the
Unit Interface and stores it in a 32 bit shift register. Each bit position
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corresponds to a block of 16 records of 192 bits each, as recorded on Archive
tape. If a "one" is loaded in a particular mask location, the Computer will
receive this 16 record block of data. If a "zero" is loaded, it will not.
The 32 bit mask is stored in shift register chips Fl through F8. Sync
Pulses arrive from the Demodulator as a double pulse for each 192 bit
record. JK Flip Flop F9 pin 1 and mono D2, convert them to a single pulse
per record and route them to two sets of counters, providing the Delayed XSN
Gate from the Demodulator (F9 pin 9) is active. The -=• 36 Counter allows the
first 36 records to always be sent to the computer, and then enables the •=- 16
counter which generates-the basic Mask Clock. 'The Mask Clock shifts, the mask
.shift register and applies the mask, one bit at a time, to gate E13 pin 4,
where it is ANDed with the On-Line signal from the MSU Interface to produce
the Gated On-Line signal. This Gated On-Line Signal controls generation of
the Data Available Signal in the MSU Interface.
The remaining circuitry in the Sectorizer (chips E14, E16, E15, etc.) is
involved in loading themask. Both the Command Word and the Data Word from the
Computer are involved. For more details, see the UNIT INTERFACE section below.
UNIT INTERFACE
The Unit Interface is a Universal 24 bit Unit Interface board purchased
from Datacraft (Harris) and represents the remotest control point of the
Computer. It is at this point that the Archive SMS data and the Real Time
SMS data is ingested into the McIDAS system. The Unit Interface instruction
set is available in the Datacraft (Harris) publication No. RM 61396-OOP,
entitled Reference Manual DC 6024/5 Computer Input/Output Interface, Publication
No. RM 61397-00 entitled Reference Manual DC 6024/5 Computer System may also be
useful.
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The set of five schematics for the Unit Interface have been provided
by Datacraft (Harris) and are labeled Universal 24 bit Unit Interface. No
further information is available.
'4-39
REAL TIME SMS INTERFACE
Refer to FIGURE 3; McIDAS Archive System Functional Block Diagram
and the Real Time SMS Interface Schematic
Details of the operation of the Real Time SMS Interface is not avail-
able at this time and will be supplied later.
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McIDAS VIDEO CHAIN
GENERAL THEORY OF OPERATION
Refer to FIGURE 1; McIDAS System Functional Block Diagram and
. FIGURE 11; McIDAS Video Chain Functional Block Diagram
The McIDAS Video Chain receives both Control Data and digital Image
Data from the McIDAS Computer Subsystem. Under the direction given by the
Control Data, it processes the digital Image Data to the standard analog
T.V. Video format. Up to 500 of these images are stored in the Video Disk
Subsystem and presented, either individually or in sequence, to the Enhance-
ment Subsystem where their grayscale information is subjected to various
black/white and color transformations before it is presented for Display
and Distribution in the RGB Standard T.V. format.
The purpose of the enhancement is to increase the perceptual awareness
of the McIDAS Operator, to the "information" contained within the image data,
and is performed on each image element (pixel) under the indirect control of
the computer. This transformation can be changed and/or modified on an
interactive basis.
The Cursor Generator allows the computer to position a cursor over the
image data at a precise position relative to the original digital data
within the computer,from which the image was generated. The McIDAS Operator
tells the computer where to position the cursor by means of a two dimensional
joystick which is interfaced directly into the Computer. The Cursor allows
the Operator to accurately indicate areas of interest within the image. In
this manner the McIDAS System uses the Operator to "choose" areas of interest
and processing functions, and it uses the computer to "measure" the pertinent
image parameters.
The Level Discriminator provides the Enhancement Subsystem with the
capability to change enhancement and even image source as a function of the
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instantaneous image grayscale value. The Level Discriminator compares each
image element to the criterion established by the Computer and performs
the proper response in real time as the image is being displayed.
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MeIDAS VIDEO CHAIN
DETAILED THEORY OF OPERATION
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UNIT INTERFACE
The McIDAS Video Chain Unit Interface consists of a Universal 24 bit
Unit Interface board purchased from Datacraft (Harris); a set of line drivers
to distribute the computer generated subsystem Control. Bits to the Digital
Interfaces; and a Data Injestion System consisting mostly of a Datel DAS-16M
Data Acquisition system which interrogates an digitizes (to 10 bits) any one
of up to 16 analog inputs. The entire McIDAS Video Chain Unit Interface is
built up on the Universal 24 bit Unit Interface wire wrap board.
The schematics for that portion of the McIDAS Video Chain Unit Interface
built by Datacraft (Harris) and which performs the .interfacing and handshaking
with the Computer channel, are a set of five drawings labled Universal 24 bit
Unit Interface. These schematics have been supplied by Datacraft and a
description of the basic timing of the Universal 24 bit Unit Interface can be
found in the Datacraft (Harris) publication No. KM 61396-001P) entitled
Reference Manual, DC 6024/5 Computer Input/Output Interface; especially
Section VI, ABC/SE/24.
The 24 data bits arrive from the computer via the Universal 24 bit Unit
Interface as signals DFCOO -f through DFC 23+, and are routed to line driver
chips 109 2E through 13 E. These line drivers send the data bits to both
Digital Interface No. One and No. Two by a daisy chain arrangement. Twenty
of these bits (DFC 04 + through DFC 23+) are also presented to a twenty bit
latch implemented with chips 8202 1G & 2G, which stores this data when an
active CDH + (Command Data Here) signal is received from the computer.
It should be explained that when the computer sends a word to a Unit Inter-
face, it really sends two 24 bit words on the same bus in sequence. The first
word is called the Command Word and is accompanied by a CDH + pulse (Command Data
Here). The second word is the Data Word and is accompanied by the ODH + pulse
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(output Data Here). The Command Word contains control information for the
peripheral and the Data Word contains data information for. the peripheral.
In this manner,twenty bits of the Command Word is stored in the
Command Latch. Eight of these bits are sent out to the Digital Interface
as the four bit Word Address'.and the four bit Package Select control bits.
The ODH + (Output Data Here) pulse is sent to the Digital Interfaces via
line driver chip 109 IE pin 1, as the Computer Load Clock. Both the CDH +
and the ODH + pulses are echoed back to the computer via gate chip MC300
ID pin 8, to serve as the DATC + (Data Accepted) pulse which completes the
transfer cycle.
The computer initiates a data input sequence (utilizing the Datel Data
Acquisition System), by sending a 1 bit Convert Command and a 4 bit Analog
Mux Address word in bits DFC-19, 20, 21, 22 & 23 of a Command Word. The
Analog Mux Address Word is applied to the DAS-16M and causes it to select
one of the 16 possible analog inputs. Specifications for the DAS-16M are
included in APPENDIX B; Misc. Data Sheets. The Convert Command enables mono
chip 8T22 6D. Meanwhile, mono chip 8T22 5D has been triggered by the same
CDH + signal that loaded the Convert Command and has generated a 200 nsec pulse.
The 200 nsec is necessary to allow the Convert Command to propogate :.:
through the Command Latch, and the lagging edge of the pulse is used to
trigger mono chip 8T22 6D, whenever it is enabled with an active Convert
Command. The resultant 5 ysec delay pulse allows the Analog Mux to do its
selection and settle down before the DAS-16M receives its Convert Command.
At the lagging edge of this 5 Msec pulse, the DAS-16M brings.the Busy
signal high and commences to make the analog to digital conversion.
After about 16.6 ysec, the conversion is completed and the 10 digital
bits are present on the input data lines (DTC 00 + through DTC -9+) to the
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computer. The Busy signal is dropped to cause D Flip Flop 3060 2D to
toggle, thereby presenting the IDAV + (Input Data Available) signal to the
Computer. The Computer responds to the IDAV + by reading the Digitized Data
and echoing DATC + (Input Data Accepted) which resets D Flip Flop 3060 2D,
thereby removing IDAV +.
Mono chip 8T22 10D and gate chips 7D, 8D & 9D comprise a multiple
input priority port to the computer and is no longer used. The Frame Sync
interrupt now comes from the Data Ingestion System.
A Master Clear signal is generated by the computer in conjunction with
the main frame Master Clear and is sent via the power inverter built up on
carrier 2C, to the Digital Interfaces to reset all Subsystem Control Bits.
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DIGITAL INTERFACE
Refer .to Digital Interface Schematics
GENERAL
The purpose of the Digital Interface is to accept words from the
Computer Subsystem via the Unit Interface; hold them until they are updated;
and distribute them, bit by bit, to the McIDAS Video Chain. Two Unit Inter-
faces are included in the McIDAS Video Chain and each one stores up to eight
24 bit computer words. Each bit of each of the sixteen, 24 bit words is
routed to a specific component of the McIDAS Video Chain as a control or
data bit. Specific bit allocations are given in APPENDIX C; Digital Inter-
face Bit Designations.
The McIDAS Video Chain has a Digital Interface No. 1 and a Digital Inter-
face No. 2. The two units are identical except for the Package Designation
Wiring (see below). The Digital Interface Control Schematic shows the basic
structure of the Digital Interface and how computer words are loaded into it.
The Digital Interface latch Detail schematic shows how computer words are
stored and distributed.'
CONTROL
See Digital Interface Control Schematic
The Digital Interface consists of eight Computer Word latches each
capable of storing and distributing one 24 bit computer word, and the
appropriate control to load data into these latches from one of three sources.
The normal source of data is the McIDAS Computer via the Unit Interface, but
data can also be derived from a set of front panel switches or from an ex-
ternal source. The External Source was originally intended to be used in
conjunction with an off-line "Exerciser" package which would be used as a
maintenance and checkout test fot the entire Video Chain. However,
maintenance of the Video Chain has not been a serious problem to date and
the McIDAS Computer has demonstrated the ability to provide all tests
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needed, and consequently the "Exerciser" was never built. The front panel,
manual entry feature, allows for manual control and exercise of the Digital
Interfaces or of any subsystem within the McIDAS System. It is particularly
useful to determine whether a system problem is a hardware or a software
problem.
The front panel is shown on the Digital Interface Control Schematic and
contains a Mode Sx^itch to select the source of the data words; 24 two position
toggle switches used for entering the appropriate control data; 3 two position
toggle switches labeled Word Address, used to select which of the eight word
locations the control data will be loaded into; a Load button which when
activated and released loads the control data into the selected word location;
and a Reset button which sets all bits of all eight control words to zero
(inactive state) when depressed. A red warning light is also included which
is on whenever the mode switch is not in the Computer Mode. The front panel
wiring is shown on the Digital Interface Control Schematic immediately under
the drawing of the front panel.
The mode switch determines the code sent to the digital multiplexer
(chips G & H) which in turn selects the Word Address (3 bits) and the
Package Select information (4 bits) from the appropriate source (either
computer, manual or external). This information is routed to chip 825A
where the 3 bit binary Word Address is decoded as one of eight outputs if
the appropriate Package Select bit is active.
The mode switch also selects the Load Clock from one of three sources.
The computer Load Clock comes from the Unit Interface as the Output Data
Available (ODH+) signal and is received by Chip M and formed by Chip 8T22A.
The manual Load Clock comes from the panel via non-bounce Flip Flop chip
MC3060 pin 9. The Load Clock from the External Source is not wired at this time,
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The Load Clock from the Mode Switch is ANDed with the "one of eight" outputs
of chip 8250A and thereby routed to the appropriate Computer Word Latch
where it results in the 24 bits of data loaded as the appropriate control
word.
LATCH DETAIL
See the Digital Interface Latch Detail Schematic
Digital multiplexer chips 8263A, B, C, D, E, & F select the appropriate
24 bit control word from one of the three sources (computer, manual, or
external) in response to the Mode Select signal (S & S ) from the Mode
Switch on the front panel of the Digital Interface package. The selected 24
bit control word is then routed to all eight Control Word latches. However,
only one Control Word latch will receive a Load Clock from the Digital
Interface Control and will accordingly store the Control Word and present it
to the 24 line drivers (chips 109 A thru L) to be distributed as control
or data bits to the McIDAS Video Chain.
Some control bits are required to put out a pulse whenever the computer
sends out an active state (high) and not a level. These signals are generated
with mono chips 8T22A, B, C & D. Mono 8T22A is triggered by the Load Clock
signal and generates a delay pulse of 500 nsec, the lagging edge of which
toggles the three Control Bit Pulse Morios. The delay is so that the data
loaded into the Control Word Latches has adequate time to stabilize. If the
control bit which is to produce the pulse is high after the delay, then that
mono will be triggered and the pulse will be generated. If it is low, then
no pulse will be generated.
When the board is layed out, the three Control Bit Pulse Monos are not
designated to any particular bit location. If a bit location is to produce a
pulse, then a mono must be designated to that bit location and wired in. The
wiring is accomplished as follows:
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1. Cut the run just before the line driver (109) between the two pads.
2. Install a jumper from the signal pad (before the cut) to the pad
on the input line for the appropriate mono (pins 3 & 4).
3. Connect a jumper from the driver pad (after the cut) to either the
pad on the run from the Q output (pin 8) or to the pad on the run
from the Q output (pin 6) of the same mono.
4. The mono pulse width is set to 1 ysec, but can be adjusted if
necessary by varying the external R & C.
Up to three pulse signals can be wired for each 24 bit control word.
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TIMING GENERATOR
Refer to Timing Generator Schematic
The Timing Generator supplies all the system timing to the McIDAS
Video Chain. It generates the Pixel Clock to be recorded on the DR-10A
Video Disk as the Timing Track Signal, and it receives the playback of the
Timing Track Signal and processes it to produce the Pixel Clock, Latch Sig-
nal and Convert Command signals. It also accepts the Horizontal Drive and
Frame Sync from the Tektronix 146 Sync Generator which serves as the
McIDAS System station sync, and processes them to produce the Line Clock,
Frame Clock and Frame Interrupt Signals.
In order to understand the operation of the Timing Generator, it is
necessary to understand the format of the McIDAS image. First of all, the
image is in the 525 line format with a 4x3 aspect ratio. Because the image
data originally exists^ within the McIDAS Computer Subsystem as a matrix of
data samples , the TV raster must be considered as 525 lines with (4/3 x 525=
700) samples (or pixels) per line. Each data sample occupies a particular
location within the TV raster designated by a line number and pixel number.
Standard TV format has timing only for the frame rate, field rate and
line rate, and refers to bandwidth instead of pixel rate. The Timing
Generator adds this last level of timing by generating a Pixel Clock with
exactly 700 cycles during each horizontal sync interval. A crystal oscillator
(chip 74S04 A) running ,at 4 times the. required pixel clock frequency and
subsequently divided by four, provides the time base stability to preclude
the necessity to phase lock the pixel clock generator to the very stable
station sync. (Tektronix 146). To eliminate accumulative error between
the crystal oscillator and station sync, the •=•' 4 counter (JK Flip Flop chip
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74S112 A) is reset during the horizontal interval and released for exactly
700 cycles of the pixel clock for each TV line (via D flip flop chip 3060 B
pin 8 and gate chip MC3000 pine 3). The 700 cycle counter is implemented
with chips N8285 A & B and N8273 A . In this manner, a very stable pixel
clock is generated phase locked to station sync ( + 1/8 cycle of pixel clock)
and providing exactly 700 cycles per TV line. See FIGURE 13; McIDAS Video
Chain Timing.
The Pixel Clock could be used as the basic Video Chain
Timing except for the requirement that the operator be able to indicate a
position within the TV raster to a resolution of one pixel. This require-
ment, along with the fact that the DR-10A Video Disk locks up to station
sync, only to within + 2 pixels (resulting in the TV image drifting within
the TV raster), led to the use of the DR-10A disk surface as the Pixel
Clock reference. One TV frames worth of the above described Pixel Clock
is recorded on a special fixed head track on the outside diameter of the
disk. This recording is done only once, and from then on it is played back
and used as the Pixel Clock for the entire McIDAS Video Chain. In this manner,
as the disk servo hunts and drifts, the Pixel Clock shifts accordingly and
thereby remains fixed in relationship to the image. .,
The implementation of this record capability involves D Flip Flop's
chip 3060A, 3060B, Gate chip 3000 pin 1 and the Timing Track Record Switch.
When the switch (which is an 1C switch mounted in a socket on the P.C. board
itself) is depressed, D flip flop's 3060 A & B generate an enable gate equal to
one TV frame interval in synchronism with the Frame Sync Signal from station
sync. The gate allows the Horizontal Drive pulses to get through gate 3000
pin 3 and release the v 4 counter (74S112 A). The 12 MHz pixel clock is not
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recorded directly, but is first divided by two via D Flip Flop 3060C pin 5 in
order to be more compatible with the bandwidth of the DR-10A Video Disk.
This signal goes directly to the RAPA board via coax driver 0033< A and gets
recorded directly. It is not FM encoded. Also, the one TV frame Enable Gate
is sent to the DR-10A Video Disk as the Record Enable via line driver 109 C.
After being recorded once, the Pixel Clock is continuously played back
from the Timing Track of the DR-10A Video Disk and sent to the Timing
Generator where it is amplified and detected to be a 6 MHz square wave by
amplifier AM-103. The squared up output is fed to comparator 760C which de-
>~
tects the zero crossings and generates a TTL compatible square wave. This
6 MHz Pixel Clock is then doubled to 12 MHz by the x2 mono (chips 74500 A, B,
& C) to produce the 12 MHz Pixel Clock (chip 74SOO C pin 3). It is important
that the 12 MHz pixel clock have a 50% duty cycle at this point because both
edges are used later. Trimpot (1) controls the offset of output amplifier
AM-103. Because comparator 760 C detects zero crossings referenced to signal
ground, adjusting the offset has the effect of adjusting the duty cycle of
the 12 MHz Pixel Clock.
For maximum flexibility, the Timing Generator is designed to allow the
McIDAS Video Chain to operate in either the Timing Track mode (External) or
the oscillator mode (Internal). The Clock Switch located within the Timing
Generator Bay, selects between Internal Clock and External Clock. In the
External Clock mode, the Timing Generator works as described above and uses
the Timing Track of the DR-10A Video Disk. In the Internal mode, one pole
of the Clock Switch enables the * 4 counter to be continuously controlled
by the •=• 700 counter and thereby continuously generate the Pixel Clock. The
second pole of the Clock Switch selects this Pixel Clock instead of the
detected Pixel Clock from the DR-10A Video Disk.
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The selected Pixel Clock is sent to the Fast Storage and the Digital
Cursor as the Pixel Clock Signal via line driver 109 B Pin 12 & 13. It
is also sent to the Enhancement Tables as the Latch Signal via line driver
109 C pin 12 & 13. It is also sent to the Priority Control (which is in
the same package) without a line driver. A 30 nsec pulse is generated on
the positive going edge of this Pixel Clock (gate .chip 7400) and sent to the
high speed analog to digital converters (HS 6-15) as the Convert Commands
via coax driver 0033 B.
It is important to understand that the design of the McIDAS Video Chain
assumes all timing is referenced to a single source of Pixel Clock. This
source is TP-1 (gate chip 74SOO C pins 4 & 5). Proper operation is dependent
on the Pixel Clock signal being distributed to the various use areas with a
constant, known transmission delay time. Since the Pixel Clock period is
about 80 nsec, the transmission time through 10 feet of twisted pair wire and a
line driver and receiver is appreciable. In addition, the throughput delay
of certain components (such as the HS6-15 ADC's) is greater than one Pixel Clock
period, and therefore the concern is for timing being correct in terms of
integral numbers of Pixel Clock cycles. For instance, the Convert Command to
the H56-15 and the latch signal to the final stage of the Enhancement Table
are generated at the same time. However, the first couple of latch signals do
nothing useful because the data asked for by the first convert command still
has not been generated nor has it worked its way through the Enhancement Table.
In order to facilitate the initial setup of this critical timing, gate
74SOO C pin 6 was added, along with a jumper matrix, to allow either the Pixel
Clock or its complement to be sent to the various destinations. This gave a
40 nsec differential delay adjustment which proved sufficient to ensure proper
timing.
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VIDEO DISK SUBSYSTEM
Refer to FIGURE 12; McIDAS Video Chain Detailed Functional Block
Diagram & FIGURE 2; McIDAS System Detailed Functional Block
Diagram
The purpose of the Video Disk Subsystem is to accept the single
T.V. Lines of data from the Fast Storage and record them in sequence to
produce a recorded T.V. Frame; to record up to 500 of these T.V. images;
and to play them back at the 30 frames per second rate necessary to re-
fresh a standard T.V. monitor.
The Video Disk Subsystem consists of an Ampex DR-10A Video Disc
Recorder, which contains the magnetic surfaces, flying heads & electronics
to do the actual recording and reproduction of the T.V. images; a DR-10A
Interface by which the McIDAS Computer Subsystem controls the operation
of the DR-10A Video Disc Recorder; and a Fail Safe Monitor package which
insures that the DR-10A Video Disc Recorder will not have catastrophic
head-disk interface failures. Detailed information on the DR-10A Interface
and the Failsafe Monitor is not available at this time and will be provided
at a later date.
The DR-10A Video Disc Recorder was purchased from Ampex Corporation
and has not been appreciably modified. Detailed information on the theory
of operation, as well as maintenance procedures, interface criterion, and
schematic detail is available in the Manual. Suffice it to say that.it is
.because the DR-10A Video Disc Recorder can record a T.V. image one line at
a time over a period of approximately.three minutes, store up to 500 of
these images, and then continuously play them back at the T.V. rate of 30
frames per second, that the interactive capabilities of the McIDAS System
.are possible.
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ENHANCEMENT SUBSYSTEM
GENERAL
The purpose of the Enhancement Subsystem is to accept the analog TV
video signals from the Video Disk Subsystem; to perform an enhancement so
that a useful range of the 64 input gray levels (dynamic brightness range)
can be displayed on the roughly 16 discernable gray levels and the over 200
discernable colors of the video monitor; and to produce the resultant video
in a format that is directly compatible with an RGB standard color video
monitor. Refer to FIGURE 12; McIDAS Video Chain Detailed Block Diagram.
The basic philosophy is to accept the analog video signals from the
DR-10A Video Disk during playback and to digitize them to 6 bits (one part in
64) utilizing the Pixel Clock, so that the enhancement process can be per-
formed on digital data. The advantage of enhancing the data digitally as
opposed to working directly with the analog video, is that more interesting
types of enhancement can be implemented. Each of the 64 input levels can be
uncompromisingly converted to any of the 64 output levels without regard for
where it is in the input range or what input or output levels the neighboring
pixels might be. This means that useful and difficult functions such as step
functions, negative resistance regions, and discontinuities can inherently be
performed.
The disadvantage of course, is that the analog video which originally
started out as digital data in the computer and was converted to analog in
the Fast Storage in order to be recorded on the DR-10A Video Disk, must now
be reconverted to digital in order to be enhanced. And, after being enhanced,
must be reconverted to analog to be compatible with the standard RGB video
format. This digital to analog to digital to analog conversion chain does
result in degradation. However, by doing all the conversions in phase with
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the same Pixel Clock the degradation is minimized. See FIGURE 14; Resampling
Comparisons.
ENHANCEMENT TABLE
The actual enhancement is performed using "lookup tables". Each lookup
table within the Enhancement Tables, has digital storage for 64 6 bit words and
the digitized video is used as an address for interrogating one of the memory lo-
cations. As each 6 bit pixel sample is generated by the ADC, it is applied as an
address location to the lookup table, and the 6 bit word stored at this location,
is non-destructively read and used as the pixel value instead of the original ADC
sample value. This new pixel value is applied to a digital to analog converter
(DAC) where it is converted back to an element of an analog video signal. In this
manner, and at the pixel rate of 12 MHz, the analog video signal from the DR-10A
Video Disk is digitized, enhanced, and reconverted back to the analog video format.
It remains now for the computer to calculate the required transformation
to give the required enhancement and to load these values into the lookup
table. This loading phase is accomplished via the Address Mux and the Load
Sequencer, and need be done only once for each time the enhancement is updated.
It is not necessary for the Computer to interact with the data at the pixel rate.
in order for enhancement to be accomplished in real time.
To produce the three separate signals required for color information
(the red, green, and blue components), it is necessary to have three Enhancement
Tables each with its own lookup table. All three lookup tables receive the
same pixel value from the ADC to be used as the memory address, but each has a
different digital value stored at that address location. One represents the
value for the red component of the desired color response to that pixel value;
the second contains the green component; and the third the blue component.
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Colorimetry says that all perceivable cblors have unique values of hue,
saturation and brightness. The hue indicates the dominant wavelength of the
color; saturation is a measure of the relative amount of white light mixed with
this wavelength; and brightness is a measure of the intensity (energy per unit
area) normalized to the intensity response function of the human eye. The
hue and saturation information is contained in the relative values of the red,
green and blue components, and the brightness information is contained in the
absolute values of the red, green, and blue components. If the red, green,
and blue components are always equal, then a black and white image is generated.
Consequently, by the straightforward generation of three digital values for
each possible input pixel value, a very powerful enhancement capability is
defined.
Two lookup tables are provided in each of the red, green and blue
Enhancement Tables. This allows two independent video sources to be enhanced
simultaneously. The digital outputs of the two lookup' tables go through the
Digital Mux before they are applied to the DAC. Control signals to the Digital
Mux then allow pixel by pixel selection of one video source or the o£her.
Actually the Digital Mux has two other digital inputs which originate in the
Computer via the Digital Interface. These digital inputs vrtiich originate in .
the Computer via the Digital Interface. These digital values represent
"background" colors which can only be changed at the T.V. frame rate and
serve as fill color for the two prioritized overlays known as Grid and Cursor.
The Grid overlays both data sources and the Cursor overlays the data sources
and the Grid. This prioritized overlay, as well as data source selection,
is controlled by the Video Sequencer.
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ANALOG DISTRIBUTOR
See Analog Multiplexer Schematic and FIGURE 12; McIDAS Video Chain
Detailed Functional Block Diagram
The Analog Distributor consists of two Analog Multiplexer circuits,
each with the same set of six inputs. Each Analog Multiplexer selects one
of the six analog inputs, and presents it to one of the two high speed analog
to digital converters (HS6-15). At the present time only the two analog
video outputs of the DR-10A Video Disk are used as inputs to the Analog
Distributor, and the input voltage range is 0 to 1 v pp into 75 ohms. The
HS6-15 ADC requires a 0 to 2.048 v p-p input for full range digital output.
It should be noted that the Analog Multiplexers and the HS6-15 ADC are
direct coupled and any signal source which exceeds the prescribed input
voltage ranges will result in improper operation of either or both units.
The Analog Multiplexer consists of an operational amplifier wired as an
inverting type summing circuit, and consists of operational amplifier unit
103A-I and six Input Stages. Refer to the Analog Multiplexer schematic
for the mathematical description. These Input Stages consist of a 15.3k ohm
precision resistor (three 5.1k ohm) with a double grounding stage implemented with
two enhancement mode FET's and a driving transistor. In normal operation,
both FET's in all input stages are in the low impedance state which in turn
sets all input signal voltages to zero at the input to the summing amplifier.
When a channel is selected by bringing the appropriate channel select signal
(from the Digital Interface) high, the two'FET's for that channel go to the
high impedance state and the signal is applied to the summing amplifier. The
gain of the summing amplifier stage is one-third for the signal selected.
The summing amplifier is followed with one stage of inverting gain
consisting of operational amplifier unit 103A-II. This circuit re-establishes
the proper signal polarity and provides for an overall gain for the Analog
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Multiplexer of four. This gain is necessary in order that a one volt
signal at the input will produce a two volt output into 75 ohm, after the coax
driver unit 0033.
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ANALOG TO DIGITAL CONVERTER
The purpose of the two HS6-15 high speed analog to digital converters
purchased from Computer Labs Inc., is to digitize the analog outputs of the
Analog Distributor to six bits (one parts in 64) at the Pixel Clock rate of
12 MHz; and to provide this digital output to the Address Muxes and thereby
to the Enhancement Tables.
The HS6-15 were built by Computer Labs Inc. are not modified in any
way. Neither do they require any internal maintenance. A front panel check
feature is provided which should be exercised on a routine basis, but because
of the state of the art design of these units, they will probably work better
and for a longer period of time if they are just left alone.
Further details on the specifications and operation of the HS6-15 can
be found in the manuals provided with the units.
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ADDRESS ^
Refer to Address Multiplexer Schematic and FIGURE 12; McIDAS Video
Chain Detailed Functional Block Diagram
Two Address Muxes are used and both are physically mounted in the Timing
Generator package. The purpose of the Address Mux is to select the appropriate
address to be sent to the lookup tables within the Enhancement Tables. Each
Address Mux supplies the address for a set of lookup tables consisting of one
table in each of the red, green, and blue Enhancement Tables.
When loading the Enhancement Tables with a new enhancement, the Address
Mux selects the address generated by the Load Sequencer. After the enhance-
ment has been loaded, the Address Mux selects the address generated by the
HS6-15 ADC. The Address Mux serves only as an implementation of the selection
process and does not decide when to make a particular selection. It merely
responds to the direction of the Computer which activates either the Read or
the Write control bit via the Digital Interface. The Read bit causes the
HS6-15 ADC address to be selected, and the Write bit selects the load Sequencer
Address.
The layout of the lookup tables within the Enhancement Tables, requires
a special encoding of the Channel Address. It is not a straight 6 bit
binary code. The four least significant bits (LSB) have straight binary
weights, but the two most significant (MSB) bits are decoded to the one-of-four
format. This is done in the Address Multiplexer with the result that the
channel address is an eight bit address with 64 possible legal states. The
sequence is shown in the Address Multiplexer schematic. Both the multiplexing
function and this decoding function is performed with eight AND-OR- INVERT
gates (3034 A through H) .
The Load Sequencer is used to generate the sequential addressing
necessary to load the lookup tables and thereby eliminates the need to send
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an address along with each Data Word from the Computer. The Load Sequencer
is located in Address Mux A but its output is supplied to both Address Muxes.
To start a load sequence, the computer first sends a word with the Load
Sequencer Reset bit active (high). In response to this, the Digital Inter-
face sends a zero going reset pulse to the Load Sequencer to initialize it
to the zero state (000000). Then the Computer sends out a word containing
the digital value to be loaded into this zero address location; a one in the
Load Sequencer Clock bit position; and a one in the Write Enable bit position.
This results in the digital value being written and the Load Sequencer being
loaded in the next address location, along with the Write Enable and Load
Sequencer Clock bits high. In this manner the entire lookup table is
loaded.
Keep in mind that to load a lookup table means to load one of the two
lookup tables in each of the three Enhancement Tables (red, green, and blue).
Refer to APPENDIX C: Digital Interface Bit Assignments.
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ENHANCEMENT TABLES
See Enhancement Table Schematics and FIGURE 12; McIDAS Video Chain
Detailed Functional Block Diagram
The purpose and general operation of the Enhancement Tables, including
the Digital MUX and the DAC's, is explained above in the General section of
•the Enhancement Subsystem.
The original design of the Enhancement Table provided for three lookup
tables and the printed circuit board is layed out accordingly. At present
however, only two lookup tables have been activated and the third probably
never will be.
The memory chips used are the Intel P3101 static 64 bit RAM, which has
the quad 16 bit organization and a read cycle time of 35 nsec. Two chips
are operated together to give an eight bit by 16 word organization (only
6 of which are used). Four such sets give the required 64 word locations.
Because of this organization, the four least significant bits of the address
is used to sequence through the 16 states of all eight chips and the two
most significant bits are decoded to select one of the four sets of two
chips at a time, by using the Chip Select (CS) inputs. This decoding is done
in the Address MUX which provides this address to the lookup tables. The
Channel A Address comes from Address Mux A via receiver chips 107 F, G, H & I;
and the Write Enable A pulse comes from the Digital Interface via receiver
chip 107 E pin 4. Likewise, the Channel B Address comes from Address Mux B
via receivers chips 107 X, ZZ, Z and Y and the Write Enable B pulse comes
from the Digital Interface via receiver chip 107 W pin 4.
The Input Enhancement Data which is to be loaded into the lookup tables,
is received from the Digital Interface via receiver chips 107 J, K, & L and
is applied to both lookup tables within each Enhancement Table. It is loaded
into one or the other or both lookup tables depending on whether Chip
Enable A or Chip Enable B or both is sent.
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The Digital Mux section of the Enhancement Tables is implemented with
six MC3032 AND-OR-INVERT gates (chips A through F); and three MC3023 AND-OR
INVERT gates (chips A, B, & C). It is really a five channel by six bit mux.
The five channels are for three data channels and two prioritized overlay
channels. It is also a two. level mux with the first level having four
channels. Three of these first level channels are for the three data channels
and the fourth is the overlay channel.. Either the cursor or the grid overlay
is routed to this overlay- channel by the- second level of multiplexing which
utilizes the three MC3023 chips.
The state of the Digital Mux (i.e. which of the five channels is selected)
is determined by the Channel Control signals from the Video Sequencer on a
pixel by pixel basis via receiver chips 107 M & N. The selected six bit
word is applied to the Latch (D flip flop chips A,B, & C) , whose purpose is to
present all six bits of each pixel to the DAC simultaneously. Because the
six bit word originated in the HS6-15 ADC and propagated through the Address
Mux and through the lookup table and the Digital Mux, it cannot be expected
that all six bits will present themselves to the DAC at precisely the same
time. The DAC is a Datel type DAC-HI with a response time of 25 nsec. If
the bits ripple in, improper states will appear on the input of the DAC and
it will accordingly produce glitches on the output. The latch is clocked
i
according to the .Pixel Clock, with the Latch Signal from the Timing Generator
as received via receiver chip 1070 pin 9.
Horizontal Sync from the Timing Generator is also applied to the latch
and is used to force the output of the DAC to zero during the horizontal
sync interval. This is necessary only to the extent that the horizontal
blanking of the T.V. monitor is successful in blanking data during the
horizontal flyback time. If the blanking is not complete and if the signal
happened to be high for the last pixel of the scan, the picture will look
washed out.
. . 
The DAC-HI i s  a c u r r e n t  mode ou tpu t  dev ice  and is r e m i n a t e d  t o  produce 
a + 1 v o l t  swing i n t o  t h e  0033 coax d r i v e r ,  which means a 1 v o l t  p-p l e v e l  
- 
i n t o  7 5  ohms* 
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VIDEO SEQUENCER
Refer to Video Sequencer Schematic and FIGURE 12; McIDAS Video Chain
Detailed Functional Block Diagram
The Video Sequencer implements the Computers choice of the various priori-
tized combinational capabilities of the Digital Mux within the Enhancement
tables. The Single Channel Select One mode (receiver chip 107'D pin 9) will
activate Channel Control One which in turn will cause the Digital Mux of all
three Enhancement Tables (red, green, and blue) to select the outputs from
lookup table A. Likewise the Single Channel Select Two will cause lookup
table B of all three Enhancement Tables to be presented to the DAC.
In either case, however, this selection is subject to be superceded by
either the Cursor Control Bit or the Grid Control Bit. These two selection
bits have priority over the Channel Select bits on a pixel by pixel basis,
and in addition, the cursor control bit has priority over the Grid Control
Bit. This allows for an overlay capability. To date, two sources of overlay is
possible. One is from the Digital Cursor Generator and the other is from the
Level Discriminator. One or.the .other can be routed by the computer, to be either
the Cursor Control Bit or the Grid Control Bit by means of the Digital Mux.
Both the Cursor Control Bit and the Grid Control Bit force the Video
Sequencer to the Channel Control four state. In addition, the Cursor
Control Bit forces Channel Control Cursor (4A) and the Grid Control Bit forces
Channel Control Grid (4B). These Channel Control signals force the Digital
Muxes in the Enhancement Table to present the Computer generated background
colors to the DAC and thereby & colored overlay is produced on the image.
With the Matting Select bit active (from the computer via the Digital
Interface) the Digital Mux switches between lookup table A and lookup table B
on the basis of the state of the Matting Control Bit. This Matting Control
Bit is similar to the Cursor and Grid Control Bits in that it can change at
pixel rates and is selected from a number of sources via the Digital Mux; and
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it generates a sort of overlay. However, in the Matting Mode, the overlay
is filled with a second data source instead of just a background color.
In addition, the Grid & Cursor Control Bits will still overlay the matting
sequence to produce three levels of overlay.
It should be pointed out that the Cursor, Grid, and Matting modes all
produce overlays and not blends. As such, they "punch a hole" in the data and
fill it either with a background color or with other data. However, the
original data is gone in all cases. Blending, implies a mixing effect which,
would be useful, but is not directly available with the present Video Chain
design.
Still one more capability is present. This is the Pixel Interlace (2)
mode. When this mode is selected (receiver 107 A pin 9) a signal generated by
dividing the pixel clock by two with D Flip Flop in C3060 B pin 9, is used to
alternatively select Channel Control One and Channel Control Two. In this
way, the data from lookup table A and lookup table B (both at half horizontal
resolution) is simultaneously displayed. In this mode, the Cursor and
Grid overlay capability is active so that two pictures can be simultaneously
viewed with two levels of overlay present.
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DIGITAL MULTIPLEXER
Refer to Digital Multiplexer Schematic and FIGURE 12; McIDAS Video
Chain Detailed Functional Block Diagram
The Digital Mux is really three digital multiplexers and is used to
select the Cursor Control Bit, the Grid Control Bit, and the Matting Control
Bit from up to six digital inputs, and to supply them to the Video Sequencer.
The six digital inputs are common to all three digital multiplexers, but
the control lines from the Digital Interface are peculiar to each digital
multiplexer. This means that the Cursor,Grid, and Matting Bits are chosen
from the same sources; but need not all select the same source.
The Digital Mux isimplemented using the MC3032 AND-OR-INVERT gate with
type MC3018 expander gates. One set is used for each of the three digital
multiplexers and the output is active when it goes low.
The digital inputs at present are the cursor bit from the Digital Cursor
Generator, the Level Discriminator Bit from the Level Discriminator, and the
Complemented Level Discriminator Bit also from the Level Discriminator.
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FAST STORAGE
Refer to the Fast Storage Schematic and FIGURE 12; McIDAS Video
Chain Detailed Functional Block Diagram
GENERAL
The Fast Storage provides the sequencing and the data buffering necessary
to allow the McIDAS computer to store digital data on the DR-10A Video Disk
in standard T.V. format.
The McIDAS T.V. image format is 525 lines with 700 pixels per line at
30 frames per second. To the computer this means that to load an image it
must provide a six bit data word for each of the.' 700 pixels for each of the
525 lines. Each one of these pixels must be recorded on a track at a specific
angular location of the magnetic disc in the DR-10A Video Disk. The specific
angular position for each pixel is defined in the Timing Generator utilizing
the Frame Clock, Line Clock and Pixel Clock.
The computer has no difficulty providing the quantity of data required
for an image (it represents less than 16K of core), however, it cannot output
the data fast enough to allow it to be recorded properly. The average pixel
rate for a T.V. frame is:
525 lines/frame x 700 pixels/line x 30 frames/sec = 11.0 MHz.
The computer would have to output 11 x 10 6 bit words or 2.75 x 10 computer
words per second for 1/30 of a second. The very best the Datacraft 6024/5
can do is 0.33 x 10 words per second.
This difficulty was solved with the Fast Storage. The Fast Storage
accepts the data from the Computer at whatever rate it can be provided; it
stores it in digital form; and then reads it out of memory, converts to it
the analog video format required, and presents it to the DR-10A Video
Recorder properly phased relative to Frame Clock, Line Clock, and Pixel
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Clock. In this respect, the Fast Storage acts as a data buffer between the
digital realm of the computer and the T.V. format of the DR-10A Video Disk.
The size of the memory required to implement the Fast Storage was
greatly reduced when it was realized that an image could be recorded on
the DR-10A Video Disk one T.V. line at a time. This means the Fast Storage
memory need only store 700 6 bit words.
MEMORY
The Fast Storage Memory is implemented with Signetics Type 2503TA
Dual 512 bit Dynamic Shift Registers. These chips have a typical maximum
data shift rate of 10 MHz and a measured storage time of about 50 msec.
(Specifications for the 2503TA is included in APPENDIX B; Misc. Data Sheets).
They are a multiplexed shift register (i.e., each 512 bit section is really
two 256 bit sections with the outputs and inputs interleaved on a bit by bit
basis) and therefore require a two phase clock. They are also MOS without
TTL compatible clock inputs and therefore require a high current clock driver.
The Fast Storage Memory is organized as two 512 8 bit word memories with the
outputs and the inputs interleaved on a bit by bit basis quite similar to the
2503TA chips themselves. This provides a memory with 1024 8 bit word capacity
with a data rate upwards of 20 MHz and a storage time of approximately 50 msec.
This means the 12 MHz word rate is well within chip specification.
Memory chips 2503TA A, B, C, and D comprise one 512 8 bit word memory
and chips 2503TA E, F, G, and H comprise the second 512 8 bit word memory.
The 6 bit Digital Data to be stored comes from the computer via the Digital
Interface on receiver chips 107 E, F, and G and is inverted before being
simultaneously presented to both sections of the memory by gate chips 8480 G
and H. During unloading, the 6 bit data from the two sections of the memory
is interleaved by a two channel digital multiplexer consisting of gate chips
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8H80 C, D, E, and F. Gate chips 8H80 A and B provide the final ORing for
the digital multiplexer and present the data to the high speed digital to
analog converter. This DAC is the Patel type DAC-HI, which has a settling
time of 25 nsec. It has a current mode output and is wired to produce a + 1
volt output into the 2.32K terminating resistor. This signal is sent to
the DR-10A Video Disk via coax driver 0033 as a 1 volt peak to peak (into
75 ohm) video signal. A specification sheet for both the DAH-HI and the
0033; is included in APPENDIX B: Misc. Data Sheets.
Because the memory is organized as two levels of interleaved data, it
requires a four phase clock. The Fast Storage Four Phase Clock Driver is
unique in that the two opposing clocks do not overlap each other and the
duty cycle of the clocks remains constant over the entire input clock range
of 20 MHz to less than 1 kHz. In addition, it will work over a wide range
of input clock duty cycle variations (10% to 90%). A timing diagram for the
Four Phase Clock Driver is shown on the Fast Storage schematic for both the
Load and the Unload Mode.
The actual driving of the high capacitive load presented by the clock
inputs of the 2503TA shift register, is done by the National Semiconductor
NH0012 MOS Clock Driver chip, which can output a peak current of 1 amp at
repetition rates of 10 MHz. A specification sheet is included in APPENDIX B:
Misc. Data Sheets.
CONTROL
In addition to providing memory for storing one T.V. lines worth of data,
the Fast Storage also provides the control which loads the data into the proper
T.V. line. The 10 bit counter (one part in 1024) consisting of chips 8284
A, B, and C is constantly counting the Line Clock signals as received from the
Timing Generator via receiver 107G pin 9. It is reset every T.V. frame with
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the Frame Clock, which comes from the Timing Generator via receiver 107G
pin 4. In this manner the Fast Storage Control knows which T.V. line is
under the record/reproduce head of the DR-10A Video Disk at all times.
The Computer initiates a T.V. line loading process by sending the first
6 bit word along with an active (high) Load Clock, to the Fast Storage via
the Digital Interface. The Load Clock arrives from the Digital Interface as
a pulse at receiver 107 N pin 9. Because the End Loading bit is low,
(receiver 107 N pin 4) this Load Clock pulse is routed to the Four Phase
Clock Driver via gates 8H80 J pin 3 and 8H80 B pin 12. Assume for the
moment that the Four Phase Clock Driver and the latch chips 8202 A and B have
been properly initialized. This clock pulse causes the data word to be loaded
into the first location of the memory. The computer then sends another Load
Clock and the second data word, and it is stored in the second memory location.
This is repeated at a rate determined by the Computer(but greater than 1 KHz )
until all 700 words have been loaded.
Now however, because the Fast Storage memory is 1024 bits deep and has
a first in—first out configuration, the computer must send 324 "fill" words.
These fill words are all zero's and are sent in exactly the same way as the
data words.
When .. the Computer sends the last fill word, it also sends the End
Loading Bit and a 10 bit word to determine on which T.V. line this data is to
be loaded. This T.V. Line Number arrives via receiver chips 107 A, B, C, D,
and N and is stored in the gated latch consisting of chips 8202 A and B.
Subsequently, it is compared to the state of the T.V. line counter with chips
8242 A, B, and C. When the DR-10A Video Disk is interrogating the area of the
track which corresponds to the T.V. Line Number sent, a coincidence pulse is
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generated and applied to D flip flop 8828 F pin 3. The leading edge of the
coincidence pulse toggles the D flip flop if the End Loading Bit is active
(high). This gates the Pixel Clock to the Four Phase Clock Driver via gate
chips 8H80 I pin 6 and 8H70 B pin 12 and sends the Record Enable to the
DR-10A Video Disk to put it in the record mode for one T.V. line. It also
triggers mono 8162 C pin 11, which generates a 200 nsec pulse which initializes
the Four Phase Clock Driver just before the Pixel Clock unloads the memory.
After the T.V. line is loaded, the lagging edge of the coincidence pulse
clocks mono 8162 B pin 11 which generates a 200 nsec pulse to initialize the
Four Phase Clock Driver so that the memory will be ready to receive another
T.V. lines worth of data.
The purpose for the latch (chips 8202 A and B) is so that the Fast
Storage can be totally independent of the computer during the Unload mode.
As long as the End Loading bit is low,the latch is clocked and loaded with
each Load Clock pulse from the computer via gates 8H80 J pins 8 and 3. However,
the leading edge of the Load Clock pulse which is sent with the End Loading
Bit, loads a high into pin 22 of 8202 A and thereby stops any more Load Clock
pulses from effecting the Fast Storage until the latch is reset. This Load
Clock disabling, also triggers mono 8162 D which initializes the Four Phase
Clock Driver in preparation for the memory unloading. .At this point the
Fast Storage Control has the T.V. Line Number latched and the Four Phase
Clock Driver initialized and the Pixel Clock enabled and is waiting for the
coincidence pulse to be generated. After unloading is completed, the lagging
edge of the coincidence pulse triggers mono 8162 B pin 11 which resets the
latch to make the Fast Storage once more responsive to Computer control.
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Note that the latch resetting produces the lagging edge of the Unload
Completed Signal (driver chip 109A pins 1 and 2) which could be sent to the
computer as an interrupt to indicate when the next T.V. line could be sent
out. At the present time this signal is not used. The Computer simply
waits a minimum of 33 msec and assumes the load is complete. A slight
inefficiency results because on the average it should take only 16 msec to
unload the Fast Storage memory. However, the transfer rate through the
Fast Storage is not even close to being the limiting factor in T.V. image
loading time and the additional 16 msec is not important.
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DIGITAL CURSOR GENERATOR
Refer to Digital Cursor Generator Schematic and FIGURE 12; McIDAS
Video Chain Detailed Functional Block Diagram
The Digital Cursor Generator wcrks in conjunction with the Video
Sequencer to produce a cursor superimposed on the McIDAS image at a precise
line and pixel position. The type, horizontal size, vertical size, and
position of the cursor is determined by the Computer via the Digital Inter-
face. The thickness of the cursor outlines is controlled with internal
jumpers. The Digital Cursor Generator uses the Frame Clock, Line Clock,
and Pixel Clocks from the Timing Generator to define the position and size of :
the cursor to one .line and one pixel resolution.
Three basic types of cursors can be generated with a fourth type (a
combination of two basic types), also being possible. All cursors are of
the rectangular shape consisting of either vertical or horizontal lines. The
basic cursor shapes are the Solid Rectangle, the Outlined Rectangle, and
the Crosshair. Any combination of these basic types is possible, but only
one is unique and that is the Outlined Rectangle with centered Crosshair.
In normal operation, the Digital Cursor Generator receives a 10 bit
straight binary-word from the Computer via the Digital Interface, specifying
the vertical position of the upper left-hand corner of the cursor. This
binary word indicates the vertical position in terms of the number of T.V.
lines of the 525 line raster, which have been scanned since the last Frame
Clock.
Note that the Line Clock (Horizontal Sync) is counted in a sequential
manner and not in an interlaced manner. This means that line 120 (for instance)
is not vertically adjacent to line 121. Line 121 is two raster lines away.
The next line vertically adjacent to line 120 is line 262+120 = 382.
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Consequently to move the cursor vertically down, one raster line at a time,
the Computer must generate a sequence of vertical position words according
to the following expression: X; 262+X; X+l; 262+(X+l); X+2; 262 (X+2), etc.
The Computer also sends another 10 bit straight binary word to indicate
the pixel position of the upper lefthand corner of the cursor. This word
indicates the number of Pixel Clock intervals from the last Line Clock
(horizontal sync). In this manner, the cursor is positioned within the T.V.
raster to a resolution of one line and one pixel.
If the McIDAS Video Chain is operating in the External Pixel Clock mode,
(which means the basic Pixel Clock is derived from the DR-10A Video Disk Timing
Track via the Timing Generator) then the cursor is positioned accurately with
>v
respect to the image no matter how much the disk servo of the DR-10A Video
Disk may be hunting. If the McIDAS Video Chain is operating in the Internal
Pixel Clock mode (which means the basic pixel clock is derived from the crystal
oscillator within the Timing Generator) then the cursor is positioned accurately
within the T.V. raster, but within the image only to the extent that the
DR-1DA Video Disk servo is locked to Station Sync.
The generation of a cursor begins with the Cursor Line Position counter
(binary counter chips 8284 A, B, and C) being reset by the Frame Clock,
indicating the beginning of a T.V. raster. On subsequent Line Clocks, this
counter advances, until its count is the same as the 10 bit word sent from
the Computer representing the upper left band corner vertical position. This
"coincidence" state is detected by bit comparator chips 8242 A, B, and C
by bringing low the Rectangle Top signal (Chip 8H80 A pin 11). This sets
D flip flop chip 8828A to produce the Pixel Enable signal (chip 8828 A pin 5).
Note that the Line Clock is a narrow pulse which means that the Cursor Line
Position counter is advanced at the very beginning of the line and therefore
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the Pixel Enable signal is first generated during the line which is the
line wanted; not one before or one after. The Line Position Counter
continues counting the Line Clock until it is again reset by the Frame
Clock, and therefore the Rectangle Top signal is active for only one T.V.
line.
The Pixel Enable signal is used to enable the Vertical Size Counter
(chips 8284D and E) which begins to count the Line Clock. This counter
determines how many T.V. lines the vertical size of the cursor will be.
When the state of this counter is the same as the 8 bit word sent by the
Computer as the vertical size the cursor is to be, the 8 bit comparator
consisting of chips 8242 D and E, goes low for one line to produce the
Rectangle Bottom signal (gate chip 8H80 A pin 8). The lagging edge of this
signal (the end of the last line) clocks D flip flop 8828 A pin 5 which
removes the Pixel Enable signal. The two signals now generated, Rectangle
Top and Rectangle Bottom, are each one T.V. line wide and comprise the
vertical boundaries of the cursor.
The state of the Cursor Vertical size counter is also compared to the
vertical size word from the Computer by chips 8242 F and G. In this case
however, the weights of the vertical size word have been slipped by one bit
relative to the Cursor Vertical size counter; i.e., the most significant bit
of the vertical size word is compared to the second most significant bit
of the cursor vertical size counter, (chips 8242 E pins 8 and 9.) This
arrangement has the effect of always producing a coincidence midway between
the upper and lower vertical boundaries of the cursor no matter what size
is sent from the Computer. This midpoint coincidence pulse is called the
Horizontal Crosshair signal and is one T.V. line wide.
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In a manner exactly analgous to the above, counter chips 8284 F, G, H,
I, and J and digital comparator chips 8242 H, I, J, K, L, M, and N produce
the Rectangle Left side, Rectangle Right side and Vertical Crosshair signals.
The only differences are that the counters are reset with the Line Start
signal and clocked with the Pixel Clock signal. Also, bit comparisons are
allowed only within the upper and lower vertical limits of the cursor by
means of the Pixel Enable signal as applied to the last two stages of the
comparator chip 8242 J pins 9 and 12 (8 and 13). Because this is so, the
signal on pin 9 of D flip flop chip 8828 A is active (high) only during that
portion of the raster contained within the upper, lower, left and right
boundaries of the cursor and is labeled the Rectangular Area signal.
At this point, all the signals necessary to generate the required
cursor types have been generated. It remains only to combine and select them.
Rectangle Top, Rectangle Bottom, Rectangle Left side and Rectangle Right
side are ORed in gate chip 8416 A pin 8 and ANDed with Rectangle Area in gate
chip 8H70 A pin 6 to produce the Rectangle Outline cursor if it is selected
by the Select Rectangle Outline bit (receiver chip 107L pin 4). Horizontal
Crosshair is ANDed with Rectangle Area (8H80 B pin 3) and then ORed with
Vertical Crosshair (8H80 B pin 6) to produce the Crosshair cursor (8H80 B
pin 8) if it is selected by the Select Crosshair bit (receiver chip 107K pin 9).
Rectangle Area is selected (8H80 B pin 11) by the Select Rectangle Area bit
(receiver chip 107 K pin 4)to produce the Rectangle Area cursor. The signals
to generate the required cursor pass through OR gate (chip 8H16 A pin 6) to
transmitter chip 109 A pin 1 and 2, and then on to the Digital Mux.
Before leaving the Cursor Generator, it should be pointed out that the
above discussion assumes the width of all vertical and horizontal cursor
boundaries are one pixel and one line respectively. This is so because all
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coincidences were generated by comparing the counter state to the Computer
word on a bit by bit basis, right down to the least significant bit (LSB).
If however, the LSB's of the Computer word and the counter state had been
forced to be always the same, then the cursor boundaries would be twice as
wide (two lines and two pixels). Likewise, if the LSB and the second LSB
were forced to always be the same, the boundaries would be four lines and
four pixels. The ability to adjust the cursor boundary width is included
in the Digital Cursor Generator in order to produce the mose useful cursor
possible. On every bit comparator ,the four least significant bits come from
the- receiver chips via a jumper matrix (see chip 8242 A pins 1, 6, 8, and 13).
If a jumper is inserted as shown on the schematic; i.e., A to B, then the
bit is active in the comparison and the appropriate cursor boundary will be
narrow. If the jumper is inserted from A to C, then the two inputs of the
comparator are tied together for that bit and the boundary will be wider by
the weighting factor of that bit. A table is included on the Digital Cursor
Generator schematic indicating how the jumpers should be inserted for specific
line widths.
Note that the widths of the Rectangle Top, Rectangle Bottom, Rectangle
Left Side, Rectangle Right Side, Horizontal Crosshair, and Vertical Crosshair
are all independently adjustable by means of these jumpers. Be aware of the
fact that the effective center of the cursor moves vertically and horizontally
relative to the upper lefthand corner, a distance equal to half the width
of the boundaries as the boundary widths are increased. A drawing insert is
included on the Digital Cursor Generator schematic to illustrate this. This
effect may or may not be important depending on how the cursor is being, used
and how wide the. boundaries are, but it should be taken into consideration.
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LEVEL DISCRIMINATOR
Refer to the Level Discriminator Schematic and FIGURE 12; McIDAS
Video Chain Detailed Functional Block Diagram
The Level Discriminator package selects one of six analog video inputs
and puts out a digital signal which is active whenever this input video
level is between a lower and upper reference level as determined by the
x
McIDAS computer. This digital signal can change on a .pixel by pixel basis and
is sent to the Digital Mux of the Video Sequencer where it can be used as
the Cursor, Grid or Matting Control bits. This Level Discrimination capa-
bility is particularly useful in the Matting mode where corresponding areas
of a second image can selectively replace the primary image on the basis
of the gray scale information of the second image.
The Level Discriminator Package contains three different types of
boards. One is a Buffer Board which contains six analog buffer amplifier
circuits implemented with the 0033C coax driver chips. The purpose of the
Buffer Board is to receive the six analog video signals and to provide
them to the two 75 ohm loads represented by the two analog multiplexers.
The Analog Multiplexers are the second type of board contained in the Level
Discriminator Package and do the actual selection of which analog video
signal is applied to the Level Discrimination Modules. The circuit details
are shown in the Analog Multiplexer Schematic and a description of its
operation is included in the Analog Distributer Detailed Theory of Operation.
The third type of board within the Level Discriminator package is the Level
Discrimination Modules themselves. The schematic indicates two of these
modules in the Level Discriminator Package but to date, only Level Discrimination
Module Number One has been implemented.
In addition to the Video Signal from the Analog Multiplexer, the Level
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Discrimination Module receives two 6 bit words from the Computer via the
Digital Multiplexer. One determines the lower limit of the range to
be discriminated and the other determines the upper limit. These two 6 bit
words are converted to an analog level with the Datel DAC 19-8BI Digital to
Analog Converter and buffered with, the 0033C coax driver. The output of
the DAC is a current which passes through a selectable fixed resistor
(SFR 1) to generate a voltage. This-voltage is buffered with a 0033C coax
driver and applied to the 760 comparator chip. SFR 1 is set to adjust the
gaifl and SFR 2 is set to adjust.the offset, so that the Reference Voltage
to the Comparator is 0.0 to 1.0 volt full scale.
Both the Lower Comparator (chip 760 A) and the Upper Comparator (chip 760 B)
receives the Video Signal and the appropriate Reference Voltage with a precise
0.0 to 1.0 volt full scale range. The comparator circuits have a hysteresis of
about 20 mv determined by the 15K ohm feedback resistors and the 75 ohm input
resistors. Hysteresis is desirable to eliminate oscillations due to noise
on the video signals. The 20 mv hysteresis selected is more than one bit
resolution of the Level Set Words from the computer (1/64 of 1 volt = 15.6mv)
but appears to be necessary based on imperical tests of Level Discriminator
performance.
The Lower Level Comparator is active whenever the input Video Signal is
above the lower limit as established by the Computer. The Upper Level
Comparator is active whenever the input Video Signal is above the upper
limit as established by the Computer. Gate chip 8H80 A pin 3 AND's these two
outputs to produce the desired Discriminator Output signal. Refer to the
Timing Diagram on the Level Discriminator package schematic. Both the Discrim-
inator Output and its complement, are transmitted via line driver 109A to
the Digital Mux where they can be selected to be the Cursor, Grid or Matting
Control Bits to the Video Sequencer.
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VIDEO DISPLAY & DISTRIBUTION
Refer to FIGURE 12; McIDAS Video Chain Detailed Functional Block
Diagram
i The three Enhancement 'Tables each output a video signal without composite
sync at a level of + 0.5 volt into 75 ohms. Four lines>consisting of these
three video signals and composite sync, represent an RGB Standard Video
Signal, and as such,can be used, processed, and distributed utilizing standard
T.V. industry equipment. The stability of the Composite Sync, is determined
by the Tektronix type 146 Color Sync Generator and is very good. The TK 146
is a digital count down type sync generator and has a specified stability
of + 4 nsec. The quality of the video is largely dependent on the DR-10A
Video Disk because it has the narrowest bandwidth (4.2 mHz) and because it
introduces image instability (in relationship to the T.V. raster) because of
disk servo hunting. However, even with these problems, the RGB Standard
Video Signal output from the McIDAS Video Chain is very acceptable.
The primary use for this Video Signal is to generate a color image for
the McIDAS operator to view. This is done with a studio quality Conrac RHM
video monitor. This 19 inch video monitor is an industry standard and in
no way degrades the image data. It is operated in the underscan mode to
allow the entire image to be viewed. It does require periodic convergence
adjustment, but otherwise is trouble free.
The McIDAS RGB Standard Video Signal is also applied to the Telemation
Model TCE-3000, NTSC Color Encoder. This device converts the signals to the
Color Composite standard format. As a Color Composite Video Signal, it needs
only one coax line to be distributed and is in fact sent to the small T.V.
studio on the 14th floor of the Meteorology & Space Science Building and also
sent to the WHA-TV studio in the Communication Arts Building on the Madison
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campus of the University of Wisconsin. At WHA-TV, this signal can and has
been put on the air over the Wisconsin State Broadcasting Network.
Although encoding the RGB Standard McIDAS Video Signal to the Color
Composite Standard poses no technical problems, many practical operational
and aesthetic problems arise which are due primarily to bandwidth limitations
and color encoding technique limitations inherent to the Color Composite
format. For instance, the Cursor contains very high resolution components
in its vertical boundaries because the boundaries are one line and one
pixel wide. This poses no display problems for.the Conrac Video monitor,
but the Color Composite format strips away these high frequencies and displays
a cursor with good horizontal boundaries and very poor vertical boundaries.
Color problems are even more severe. First of all the Chromance band-
width of the Composite Video Format is very much reduced from even its Luminance
bandwidth. This means that even when a vertical edge, as generated on the
McIDAS System, is made wide enough,to appear as a good vertical edge in the
composite Video Format, the color associated with that edge will be
"splashed" or may even be wrong. Even when resolution limitations are
compensated for, the phase encoding techniques used to carry the Chrominance
information in the Composite Video Format will produce "fringing" at color
boundaries if the boundaries are too sharp or if certain colors are placed
side by side.
By using the RGB Standard for the images generated by the McIDAS System
and viewed by the McIDAS operator, a high resolution color display is produced
which shows exactly what the user wants to see with a minimum number of
compromises made for practical reasons.
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McIDAS COMPUTER SUBSYSTEM
GENERAL THEORY OF OPERATION
Refer to FIGURE 2; McIDAS System Detailed Functional Block Diagram
and FIGURE 15; McIDAS Computer Subsystem Functional Block Diagram.
The McIDAS Computer Subsystem is a Datacraft (Harris) 6024/5 Computer
installation with a modest set of standard peripherals, as can be seen in
FIGURE 2; McIDAS System Detailed Functional Block Diagram and FIGURE 15;
McIDAS Computer Subsystem Functional Block Diagram.
The 6024/5 Computer uses a 24 bit word and has 56K of 1 ysec core. Its
input/output (I/O) structure is flexible and includes direct memory access
channels(IOC Channel) in either 8 bit or 24 bit sizes. Each channel can
have up to 16 separate I/O devices on its bus, each containing a Unit
Interface. The Unit Interface then, is the remotest control point of the
6024/5 and performs the actual data and control transfer between the
Computer and the peripheral. It is at this Unit Interface level that the
McIDAS Computer Subsystem ties into the McIDAS Archive Subsystem and the
McIDAS Video Chain.
Details of the I/O Structure of the Datacraft (Harris) 6024/5 Computer
and the Unit Interface instruction set is available in the Datacraft (Harris)
publication entitled Reference Manual - DC 6024/5 Computer Input/Output
Interface (Publication No. RM 61396-OOP). Also, a general organizational
description and the basic instruction set is available in the Datacraft (Harris)
publication entitled Reference Manual, DC 6024/5 Computer System (Publication
No. RM 61397-00).
Two other Datacraft (Harris) publications are useful,especially for
maintenance purposes: Technical Manual, DC 6024/5 Computer System (Publication
No. TM 61388-00); and Drawing Manual, DC 602415 Computer System (Publication
No. DM 61390-OOA. .
Maintenance of the 6024/5 Computer and peripherals is generally done by the
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local Datacraft (Harris) representative. However, the McIDAS Maintenance
facility does have standard diagnostic sets for the main frame, the memory,
the digital disks, and the 9 track magnetic tape unit. Also, service
manuals are provided for all peripherals procured from sources outside
of SSEC.
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TAPE TRAVEL FOR 1 VIDEO FIELD
.^ -g^feT^^
-B START OF VIDEO TRACK
Edge of tape -
25° */
0.100"
(2,5 mm)
XANGLE OF RECORDING HEAD GAP
6 MIL (0.190 mm).
Horizontal sync
Pulse line-up -
0.115
... (3.45 mm)
(2.5 mm)
250
39 MIL
.0 mm)
ontrol
A u d i o 2 ( C u e T r a c k i |
L
0.003" (0.1 mm).
13 MIL (0.3 mm)—
Edge of tape
• ' - - . " c
- NOTE:
Dimensions in inches for 60 Hz recorders.
Dimensions in parenthesis (metric) for 50 Hz recorders.
ORIGINAL PAGE IS
OF POOR QUALITY
FIGURE 5; Documentation Data Format
First Record
All 192 bits are a recurrent 0101 pattern.
Second Record
Bits 1 thru 7
Bits 8 thru 24
Bits 25 thru 48
Bits 49 thru 72
Bits 73 thru 93
Bits 93 thru 96
Seven bit straight binary number which represents how
inany Frame Code (zero to one) transitions have been
decoded by the DUS/Archive Interface since the counter
was last reset. Reset is manual via keyed switch on
the front panel of the Archive Bay labeled "New Day
Reset".
Seventeen bit straight binary number which represents
how many tracks have been recorded with actual data
since the counter was last reset. Reset is manual via
keyed switch on the front panel of the Archive Bay
labeled "New Tape Reset".
Twenty-four bits containing a "1" or a "0" depending
upon the setting of 24 switches on the front panel of
the Archive Bay.
Twenty-four bits of "l'"s. This was designated to
encode time from a time code generator which was to be
included in the Documentation Generator but which was
never implemented.
Twenty bits of "l"'s. Unused locations.
Four bits known as the Sector Identifier which indicate
which sector is presently being received by the DUS/
Archive Interface.
0000 = IR
0001 = visible 1 0101 = visible 5
0110 = visible 6
0111 = visible 7
1000 = visible 8
0010 == visible 2
0011 = visible 3
0100 = visible 4
Note: within the DUS/Archive Interface, IR forces
state 0000 and the visible states are generated by
counting the Sector Code Signal.
Bits 97 thru 192 Unused. All "0"'s.
lyxj5\A
30
8
HK S:
I
0§
J 
y(K
w
.
13
!
,0 
.«
«vty
A
x
 
*
*
t
IS
\nQ<tos
o^Q)
c
/t
o
v
^
X
*
.
\s
*
~
**^
.
X
*
\
.
x
^
•
•
1
.
.
'
'
a
3
•
•
«'
r
'
.,
CM
fc
>
vO
5^ s 
E
V
*
|
-^
^
 
tr
"* °- 
^
S5
 
- 
§
a °
 
i 
^
Q
 j
 
<
a
 
j 
. ' 
t
<t 
5
^
^
 
>
3p 
1 
o
o
 ^ 
' 
r-
o
 
1
- 
K
3
 
1
 
0
~
 o
 
->
</> 
cL 
^z-
t/i 
—
 >
a
i m
 
i 
L
.
c*: rv
§
^
 
°
C
J
 
^
 
' 
1
 
^
!: J- 
' 
u
.
3
>
 
u
,
O
ti 
i 
•
 
^
7
OC 
«
 
• 
| 
' 
C
O
I 
<
1 
h-
C
O
^
C
i
^
V>K 
^
^ 
r-
^
C
M
K
 
LU
3
 
C
iC
-
>
o
 
^
J ' ^
 
O
<
 
^^
fe
 c
a
-S
O
O
b
V
ftA
/
_ _
>
•^
V
i
>
 
V
Hi 
\
VI 
-=t
'-^
*
A
X«Q5q§
AIIX-s
j
X
Vi
%
o<uv>
VfcV)JO
'
H
J
AII
0N
j
fe
K
 
ft/
51
«Y
ga>^A
s<*)
kk
ftk
0
QX
j
0«r
o1
k
5
7) sec.
_n_ru
CLOCK
(-3
LOAD
<?•)
(35" P'** >z)
CLOCK, \ \ \
i '
-i i-
B W lr
<3c ;
START DOCUM.
REFRESH DISABLE
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REFRESH ENABLE LEADING EDG.E
RESETS AOORESS TO O.
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REFRESH £/.SV\BLE:
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35
REFRESH 3 PIN {2
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Beginning of track
Multiple Sync Word 24 Bit Intervals
Record 1 Fill Pattern 192 " "
Sync Word 3 " "
Record 2 Documentation 192 " "
Sync Word 3 "
Record 3 Data (Documentation) 192 " "
Sync Word 3 " "
Record 4 Data (Documentation) 192 . " "
Sync Word 3 "
W -H
•T3 CO
C -H
W >
c ^ Record 8 Data (Documentation) 192 "
• o o
£ -3 « sync Word 3 "
O -W r-t
g g -p Record 9 Data 192 "
r~i P W
30
£ I S <* Sync Word 3 "
rt ,c (U
Record 548 Data 192 "
Multiple Sync Word 24 "
End of Track
FIGURE 10; Archive Track Format
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APPENDIX A 
SMS VISSR DATA FORMAT 
••*•
SMS VISSR Data-Format
The BUS Receiver accepts the digital VISSR data in any one of four
different data formats. In each of these formats two separate images
are received. In three formats (Modes A, B, and C) an image from visible
spectrum sensors is time multiciexcd v;ith an image from an infrared
(IR) sensor. In the fourth fo'rr.a^  (Mode D), the same IR information is
received in two different resolutions.
The images arrive at the BUS Receiver in units of information derived
from a single scan (i.e., revolution) of the spacecraft. A series of
.1821 scans is required to generate a complete image. 'Since the visible
image is obtained from- eight parallel sensors, up to eight lines of a
visible image can be received curing a single scan period. The IR sensor
generates only a single line of an image for each spin of the spacecraft.
The details of these formats ;are 'shown for a single scan in Table A-l.
Table A-l shows how data from a single scan is time multiplexed. All
time intervals'are dependent o*y satellite spin rate and unless otherwise
noted are given for the ICO R?X rate. In all modes the first time block
has a duration of h5 milliseconds and is indicated by the notation EV.
This period, contains the raw sensor data (at a 28-megabit rate) which
is received only at the CDA station and is treated as noise at the BUS
Receiver.
The next block (again in all modes) contains a single line of IR data.
Each word (sample) of this line of IR data contains nine bits. Eight bits
represent the intensity value. The ninth bit contains the grid information
(a "one" indicates that a user desiring grids should replace this sample
with a grid point). The interval between samples along a line at 100
RR-I at the satellite sucpoint nominally corresponds to a two-mile dis-
placement. The corresponding displacement line-to-line is four miles.
Hence, the resolution of the IR is denoted as h x 2 miles.
In Mode A, eight lines of visible data are contained in each scan. The
•; resolution is 1/2 :< 1/2 mile.. In Mode 3 there are four 1x1 mile resolu-
tion visible lines per scan and in Mode C there is only one h x h resolu-
tion visible line per scan. Mode B differs from Mode C only in that there .
is no visible data but instead the IR data is repeated in a h x h mile
resolution format.
No grid information is contained in the Modes A and B visible data. In
Modes C and. B (h :•: k data only) the grids are implanted (i.e., sensor
data is replaced- with appropriate grid data).
Table A-2 gives characteristics of the data contained within each line.
Tables A-3 through A-6 show the definitions of the documentation words
(these definitions are not completely self-explanatory but should be
sufficient for sectcrizer bid prepration).
TABLE A-l
YISSR FORMATS
MODE A
Resolution (VXK)
Time Interval
bits/sample
bit rate s
EV IR
n-"
V2 V3 Vh v5 V6 V7 V8
h x 2 miles
75 msec
9 bits
52l»,l60 bits/sec
•£ x "5 miles
60 msec
6 bits
l,7ltf,200 bits/sec
MODE B
Resolution (VXH)
Time Interval
bits/sample
bit rate
•
EV IR
!
i
VI ! V2 V3 vh
U x 2 miles •
75 msec
9 bits
52U,160 bits/sec
1x1 miles
120 msec
6 bits
Ii36,800 bits/sec
MODE C •
Resolution (VXH)
Time Interval
bits/sample
bit rate
i IR VI
h x 2 miles
75 msec
9 bits
52ii,l60 bits/sec
h x h miles
U80 msec
8 bits ('implanted grids)
33,280 bits/sec*
MODE D
Resolution (VXH)
Time Interval
bits/sample
• bit rate
EV• • IR IR
h x 2 miles
75 msec
9 bits
52li,l60 bits/sec
h x h miles
1480 msec
8 bits (implanted grids)
33,280 bits/sec
NOTE; Bit rates and time intervals are dependent en spacecraft
spin-rate. Values shcv:n are for a spin rate of 100 RPH.
Actual spin rate may vary from .50 to 110 RPH.
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U x 2 Mil-3 I?. Docu::.£r-ta-:ion
Data
Retrace. (Note 1)
ONE indicates scanner retrace
Spacecraft Name
Scan Mode
MSB LSB
0 0 1 1 0 0 1 0 0
0 0 1 0 1 1 0 0 1
0 1 0 - 1 1 0 0 1 0
0 1 0 0 0 1 1 1 1
A
B
C
D
Frame code (Note 1)
ONE indicates picture transmission
Change code (Note 1)
ONE indicates first line of picture if frame
code is ONE or last line plus one off . •
picture if frame cede is ZERO.
Step code (Note 1)
ONE indicates normal line transmission;
ZERO indicates that this line is not to be
used to expose film and facsimile recorder
line is not to be incremented (stepped).
Line Delay
This number (1-8) denotes the delay to be
introduced by the user; expressed in bit
intervals.
IR Selection
MSB LSB
0 0 0 0 0 0 0 0 1
0 0 0 0 0 0 0 1 0
0 0 0 0 0 0 1 0 0
Gray Scale Status (Note 1)
1R1
1R2
AVG
ONE indicates gray scale information
retransmission. _ ,
Position
word 1
word 2
word 3
word
word
word 6
word 7
word 8
word 9
Table A-3 - h x 2 Mile IR Dccunientsticn (Cont.)
Data
Direct Transmission Mode (Note 1)
ONE indicates 28 Mb/secj ZERO indicates
1U Kb/sec
Scan.Count
BCD value split into 2 characters/word
2 most significant BCD characters
2 least significant BCD. characters
Scan Mode
MSB LSB . ' ' • • •
0 0 0 0 0 0 0 0 1 A
0 0 0 0 0 0 0 1 0 B
0 0 0 0 0 0 1 0 0 C
. 0 0 0 0 0 1 0 0 0 D
Beta Count
MSB LSB
0 • 8 MSB . .
0 8 BITS.
0 8 LSB
Grid/No Grid (Note 1)
ZERO indicates no grid info
Sync Error
/
• MSB LSB
0 8 MSB
0 7 LSB 0
Bit Error Count
MSB
0
0
Position
word 10
LSB
8 MSB
5 LSB 0 0 0
Setup Error (Mote 1)
ONE indicates setup error
word 11
word 12
word 13
word lli
word 15
word 16
word 1?
vjord 18
word 19
- 5 -
word 20
word 21
word 22
Table A-3 - h x 2 Mile IE Documentation (Cont.)
High Rate I/O Errors
Data - • . . Position
Computer Error Messages
LSB Transfer Reject Errors - Time Input word 23
; - Execute Output
- NESS Output
- S/C Output
. - S/C Input
- NESS Transfer ;
- Output Transfer
MSB ' - Input Transfer
LSB Interrupt Sequence Error - NESS Output word 21;
• - i; x 1; Output (C/D only)
- S/C Input
- NESS Pre Sync
- h x 2 Output
- Undefined
- Mag Tape Output
MSB - Beta Output
Undefined • word 25
Undefined ' . . . . word 26
Time - B C D ' . . ' ' - -
Year - 2 MSD . word 2?
Year - 2 LSD . . . word 28
Day of Year - 2 MSD • word .29
Day of Year - 2 LSD word 30
Hour.. » . word 31
Minute . . word 32
Second ' ' word 33
Millisecond -x-10 . _ /: word 3U
Miscellaneous Errors
Table A-3 - h x 2 Mile IH Documentation (Cont.)
Data
Black Enable (Note 1)
ONE indicates annotation transmission
Mode C - Calibrate
ONE (Note 1) indicates that C-Cal is not
used; otherwise;
VI
V2
V3
VU
V5
V6 '
• . V7
V8
MSB
0 0 0 0 0 0 0 1
0 0 0 0 0 0 1 0
0" 0 0 0 0 1 0 0
0 0 0 0 1 0 0 0
0 0 0 1 0 0 0 0
0 0 1 0 0 0 0 0
0 1 0 0 0 0 0 0
. 1 0 0 0 0 0 0 0
Bit/Frame Sync Lock
MSB LSB
0 0 0 0 0 0 0 0 1
0 0 0 0 0 0 0 1 0
0 0 0 0 0 0 1 0 0
Bit Lock
Frame Lock
-> ^ -"- T r\f*\
Limited Scan Mode Indicator (Note 1)
ONE indicates limited scan mode
Sample Control Mode
• . (LSB) IR-2PT
. 3R-1PT'
IR-EAT
Visible
Visible
Visible
Visible
h PT
2 PT
1 PT
EAT
Position
word 35
word 36
word 3?
word 38
word 39 *
- 7 -
Table A-3 - U x. 'd Kile IR Documentation (Cent.;
Data
Visible Channel Connection
(LSB) VI
V2
V3
. • VU
Position
word
Coding for each channel
is as follows;
0 = normal] 1 = patched
input usedV6
v? :
V8
Scan Direction (Note 1)
.ONE indicates normal north-south
direction (may not be used).
Bi-phase Modulator On/Off (Note 1) •
Unused Location
PLL Error Light (Note 1)
ONE indicates error condition
Test Data
• . MSB ' LSB
O - 0 0 0 0 0 0 0 ' O
0 ' 0 0 0 0 0 0 0 1
0 0 0 0 0 0 0 1 0
0 0 0 0 0 0 1 0 0
Normal
Local
Remote
Comp Gen IR
word
word Ij2
word h3
word lik
word h%
- 8 -
' Table A-3 - h x 2 Mile IR Documentation (Cont'd)
Data
Data Randomization (Note 1)
ONE indicates ON
Sun Pulse Select (Note 1)
ONE indicates Digital;
ZERO indicates Analog
NESS Mode Select
MSB LSB
0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 1
0 0 0 0 0 0 0 1 0
h x h IR
MAX SV
h x 2 IR
Limited Scan COMMAND. ENCODER Enable
ONE indicates ON
Digital Sun Pulse
8 LSB's contaii^i the digital sun pulse
Bit Error Light
ONE indicates ON
..Mean IR Difference
RMS IR Difference
Correction Table ID
Unused Locations >..
Position
word
word hi
viord
•word h9
word 50
word 51
word 52
word 53
words
words (56-12
Note 1 - ZERO =
ONE =
- 9 -
Table A-h - Mode A Visible Documentation
Data -
Sector Code*
Uses three words; each word represents a
zero or a ONE. The most significant word is first
The sectors (i.e., visible lines) have numbers
000, 001, 111.
Frame Code*
. ONE indicates picture 'transmission
Change Code*
ONE indicates start of picture if frame code
is ONE or end of picture if frame code is Zero.
Step Code'"
•v
ONE indicates normal line transmission; ZERO
indicates that this line is not to be used to
expose film and facsimile recorder line is not
to be incremented (stepped).
Line Offset
This is a three brt .word from the line offset logic
inserted into the last three bit positions with zeros
- inserted into the first three positions (i.e., 000 xxx)
Unused • !;?-
•x-All but the last bit in each code word are identical;
e.g., 0 00001 (ZERO)
1 1 1.1 1 0 (ONE)
- 10 -
Position
words 1-3
word
Word
word 6
word 7
words 8-512
Table A-5 - Mode B Visible Documentation
Data
• Sector Code* .
Uses three words; each word represents
a ZERO or a ONE. The most significant
word is first. The sectors (i.e., visible
lines) have numbers 000,001, 010 and Oil.
Position
words 1-3
Frame Code*
ONE indicates picture transmission
Change Code*
ONE indicates start of picture if frame is
ONEj end of picture if frame code is ZERO.
Step Code* ,
ONE indicates normal line transmission;
. ZERO indicates ^that this line is not to be
used to expose film and facsimile recorder is not
to be incremented (stepped).
Line Offset
This is a three-bit word from the line offset
logic inserted into the last three-bit positions
with zeros inserted into the first three positions.
(i.e.,"OOOXXX)
Unused
*A11 but the last b±z in each v;ord are
identical; e.g., 000001 (ZERO)
111110 (ONE)
»
- 11 -
word
word 5
word 6
word 7
words 8-512
Table A-6 - Modes C and D U x U Documentation
Data . • •. ' .
Unused . . . " . • " '
C/D Mode (Note 1) . '.
OME indicates mode C; ZERO indicates
mode D
C/D Data
In mode C, a ONE (Note 1) denotes that
C-Cal is not used. Otherwise only one of
the eight bits will be ONE denoting the
channel (VI-V8) used for C-Cal; VI will
use the LSB, etc.
In mode D, this is the nean value of
1R1-1R2.
Frame code (Note l)
ONE indicates picture transmission.
Change code (Note 1) •
•ONE indicates first line of picture if Frame
.
Code is ONE or last 'line plus one of picture
if Frame code is ZERO.
Step code (Note 1)
ONE indicates normal line transmission;
ZERO indicates that this line is not to be
used to expose film and facsimile recorder
line is not to be incremented (stepped).
Position
word 1
word 2
word 3
v/ord
word
word 6
- 12 -
Table A-6 - Modes C and D U x k Documentation (.Coat.;
Data «v "
Scan Count '• . .
BCD value split into 2 chars/word
2 most significant BCD chars
2 least significant BCD chars
Bit Error Count .
MSB LSB
0 8 MSB
0 5 LSB 0 0 0
Computer Error Messages
Unused Locations
Position
word 7
word 8
word 9
word 10
words 11-12
words 13-16
Note 1 - ZERO =
ONE = FF16
- .13 -
APPENDIX B
MISCELLANEOUS DATA SHEETS
APPENDIX B
LISTING- OF MISCELLANEOUS DATA SHEETS
2503TA Dynamic RAM Signetics
MK 4008-9P Dynamic RAM Mostek
P3101A Static RAM
N0033C Coax Driver
NH0012C Mos Clock Driver (National)
075107 & 75109 Digital Line Driver & Receiver
DAC-HI High Speed DAC
DAC 19-8BI Economy DAC
AM-103A Wide Band OP AMP
DAS-16M Data Acquisition System
Harris Triple Line Transmitter & Receiver
Power Supplies UNI Series
Model 525 Joystick
MC 1468 + 15 Volt Regulator
LM 109 +5 Volt Regulator
)/A CONVERTERS — Economy General Purpose ai
c
•f*\\ 'r cSOtUtlOi'iS
;D ?rput Cod^-
•? t .~. r,.. „ • ' ' fe , ^ /"i.- ..
Vc!,:ans -;; •.Ju-.'n.mt Output?
Prices rrcrn ?"K.9£
SA Special Item No. 66-12b
" •" •" - •' ' ". These low cost converters feature an excel-
lent choice of parameters for a wide variety of applications.
The economy prices of this line make them ideally suited for
OEM applications. Both current and voltage output versions
are available with 8, 10, and 12 binary bit resolution and 2 or
3 digit BCD'input coding. Current output units have settling
times of 300 and 500 nsec. while voltage output units have
settling times of 5 and 20 Msec. The current output units may
be used to develop a voltage output directly using a resistive
load. Voltage output models can be operated to give either
±5Volts out or 0 to +10 volts out by simple external pin
connection. The DAC-98BI and DAC-98DI models derive their
reference from the ±15Volt supply but may be ordered with
an internal reference at slightly higher cost.
This miniature series of converters features
moderate cost high performance voltage output models. Either
unipolar or bipolar operation can be selected by external
pin connection. Output voltage settling time is 5 /nsec.
SPECIFICATIONS
(25°C)
DAC-9
SERIES — -~
ECONOMY
GENERAL
PURPOSE
DAC-HB
DAC-I
DAC-V
SERIES
HIGH
PERFORMANCE
COST
JAC-VR
;ERies
WITH INPUT
nrORAGE REGISTER)
MODEL
DAC-98BI
DAC-98DI
DAC-198B
fr DAC-198BI
DAC-198D .
DAC-198DI
DAC-298B
DAC-298D
DAC-4910B
DAC-4910BI
DAC-4912D
DAC-4912DI
DAC-6912B
DAC-6912BI
DAC-HB8B
DAC-HB 1 0B
DAC-HB12B
DAC-HB12D
DAC-I8B
DAC-1 1 0B
DAC-I 12B
DAC-I8D
DAC-I 12D
DAC-V8B
DAC-V 1 0B
OAC-V12B
DAC-V8D
DAC-V12D
DAC-VR8B
DAC-VR10B
DAC-VR12B
DAC-VR8D
DAC-VR12D
INPUT
RESOLUTION
8 Binary Bits
2 Digit BCD
8 Binary Bits
8 Binary Bits
2 Digit BCD
2 Digit BCD
8 Binary Bits
2 Digit BCD
10 Binary Bits
10 Binary Bits
3 Digit BCD
3 Digit BCD
12 Binary Bits
12 Binary Bits
8 Binary Bits
10 Binary Bits
12 Binary Bits
3 Digit BCD
8 Binary Bits
10 Binary .Bits
12 Binary Bits
2 Digit BCD
3 Digit BCD
8 Binary Bits
10 Binary Bits
12 Binary Bits
2 Digit BCD
3 Digit BCD
8 Binary Bits
10 Binary Bits
12 Binary Bits
2 Digit BCD
3 Digit BCD
TYPE
OUTPUT
Current
Current
Voltage
Current
Voltage
Current
Voltage
Voltage
Voltage
Current
Voltage
Current
Voltage
Current
Voltage
Current
Voltage
Voltage
OUTPUT
Oto + 2.6mA @ +1.2V nom. (1)
0 to + 1 .6m A @ + 1 .2V nom.
±5V@±5mA (3)
Oto+2.5mA@ +1.2V nom. (1)
Oto + 10V @ 5mA
0 to + 1 .54mA @ 1 .2V nom.
±5V@±5mA (3)
Oto +10V @5mA
±5V@±5mA(3 )
Oto+2.5mA@+1.2V nom. (1)
Oto +10V@5mA
0 to + 1 .54mA @ + 1 .2V nom. (1 )
±5V @ ±5mA (3)
0 to +2.5mA@ +1.2V nom.
± 5V @i 5mA (3)
±1mA@±1.2Vnom. (2)
+ 1.25m A @ +1.2V nom.
± 10V @± 10mA (4)
Oto +10V@ 10mA
±10V<a±10mA (4)
Oto -HOV@ 10mA
OUTPUT SETTLING i
TIME : I' L!
500 nsuc. to ±0.2% o« FS
20 Msec, to ±0.2% of FS
300 nsec. to ±0.2% of FS
20 Msec, to ±0.2% of FS '*'
300 nsec. to ±0.2% of FS
5 Msec, to ±0.2% of FS
5/jsec. to ±0.1% of FS
300 nsec. to ±0.1% of FS - V
5 Msec, to ±0.1% of FS
300 nsec. to ±0.1% of FS
20 Msec, to ±.05% of FS
300 nsec. to ±.05% of FS
SMSBC. to ±.025% of FS ±V
1 50 nsec. to ±.025% of FS -**
2 Msec, to ±.025% of FS ±Vi
2 Msec, to ±.025% of FS
' (3) Unipolar output of 0 to + 10V @ 5mA can be obtained by (5)
(1) Bipolar output can be obtained by external pin connection. . external pin connection.
it\ I'ninniir ™,tr> u i. • _. ,_ i • • '4' Other optional output voltage ranges are: 0 to +5V FS, 0 to
U) Unipolar output can be obta.ned by external pin connection. . +10V FS, and ±5V FS. See Specification Guide. <6)
LH0033/LH0033C high speed buffer
general description
The LH0033/LH0033C is a very high, speed, high
input impedance, unity gain buffer. It is intended
to fulfill buffer applications such as high speed
line driving, and interface to fast A to D converters
or high speed comparators. Outstanding typical
design features include:
• Very high slew rate, greater than 1500V/JJS
• Low propagation delay: 1.2ns
• Low output offset voltage: 25°C, 5.0 mV;
maximum -55°C to +125°C, 15.0 mV
• Low input bias current: 25°C, 50 pA; maxi-
mum -55 Cto+125°C, 1 nA
• Large output voltage range: ±13V
• High input impedance: 10nf2
• Wide bandwidth: dc to 100 MHz
• Low output impedance: 6fi
The LH0033/LH0033C is capable of operation
over the voltage range ±5V < Vs < ±20V. The
LH0033 is guaranteed over the temperature range
-55°C to -H25°C; whereas, the LH0033C is guar-
anteed over the temperature range 0°C to 85°C.
connection diagrams
12 PIN TO-8
Order Number LH0033G or LH0033CG
See Package 6
typical applications
Instrumentation Shield/Line Driver
High Input Impedance Comparator
With Offset Adjust
Dual-ln-Line Package
— VICOUECTOm
Order Number LH0033CJ
See Package 15
•fctel C, l» Opi.rn.rn Puht Roma
Coaxial Cable Driver
High Speed Sample & Hold
108
absolute maximum ratings
Supply Voltage (V+ - V~) . 40V
Maximum Power Dissipation . 1 .5W
Input Voltage Equal to Supply Voltage • ''•
Maximum Output Current . ±100 mA
Operating Temperature Range LH0033 -55°C to +125°C
LH0033C 0°Cto+85°C
Storage Temperature Range -65°C to +150°C .
Lead Temperature (soldering, 10 sec) - 300°C • •
electrical characteristics
PARAMETER
Output Offset
Voltage
Average Tem-
perature Co-
efficient of
Offset Voltage
Input Bias
Current
Voltage Gain
Input
• Impedance
Output
Impedance
Output
Voltage Swing
Output
Voltage Swing
Propagation
Delay
Slew Rate
Bandwidth
Supply
Current
CONDITIONS
Rs = 100kS2,TA =25°C
Rs = 100 kfi
Rs = 100 kn.
-55°C<TA <125°C
TA = 25°C
V,N = 1.0V rms.
f = 1.0kHz. RL = 1 kS2,
Rs = 100 kft
VIM = 1.0V rms.
f = 1.0kHz, RL = 1 kfi
V,N = 1.0V rms.
f = 1.0kHz, Rs = 100 kft
RL = 1kJ2
R3 = 100 kJ2, RL = 1 kfl
V,N =±10.0V, RL= 100n,
TA = 25°C
v,N = ±iov, RS = son.
RL = 1 kft
Rs = 50£2, RL = 1 kJ2
TA = 25°C
V,N = 1.0V rms. Rs = 50J2
1
R L = 1 k n
V,N = 0V
LH0033
MIN
.97
1010
±12
±9.5
1000
TYP
5.0
25
50
0.98
10"
6
±13
1.2
1500
100
20
MAX
10.0
15.0
100
1.0
10
22
LH0033C
MIN
.96
""~
10'°
±12
±9.5
1000
TYP
12.0
25
50
.98
10"
6
±13
1.5
1400
100
21
MAX
20.0
25.0
150
1.5
10
24
UNITS
mV
mV
MV/°C
PA
nA
V/V
n
-Q
V
V
ns
V/^s
MHz
mA
Note 1: Unless otherwise noted, these specifications apply for +15.0V applied to pins 1 & 12.
-15.0V applied to pins 9 & 10. pin G shoried to pin 7 over the temperature range -55 C to '125 C
for the LH0033 and 0 C to *85 C for the LH0033C.
Note 2: Unless otherwise noted, typical values are for TA = 25 C. ;
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ications information
set Adjustment ' 2. Operation with Asymmetrical Supplies
LH0033 provides two terminals to adjust The LH0033 may be readily used in applica-
output offset voltage. Offset null may be tions where symmetrical supplies are unavail-
jmplished by connection a 100 ohm pot able or may not be desirable. A typical
A/sen pin 7 and V~. In non-critical or ac application might be an interface to an MOS
pled applications pin 6 should be shorted to shift register where V+ = 5.0V and V~ = -25V.
7. The resulting output offset is typically In this case, an apparent output offset occurs.
V at 25°C. In reality, the output voltage is due to the
(continued on next page)
applications information (cont.)
LH0033's voltage gain of less than unity. The
output voltage shift due to asymmetrical sup-
plies may be predicted by:
AV0 S (1 - Av) = .005 (V
+ - V )
where: Av = No load voltage gain, typically.
0.99
V+ = Positive Supply Voltage.
V~ = Negative Supply Voltage.
For the foregoing application, AVO would be
-100-mV. This apparent "offset" may be ad-
justed to zero as outlined above.
3. Capacitive Loading
The LH0033 has been designed to drive heavy
capacitive loads such as coaxial cables and the
like. Pin 1 has been brought out separately
from pin 12 (V+) and pin 9 from pin 10 (V~).
This provision allows insertion of damping
resistors between V+ and pin 1 and V~ and pin
9. Values of resistance between 47 and 100
ohms work well for capacitive loads to 1000
pF. For nonreactive loads, pin 12 should be
shorted to pin 1 and pin 10 shorted to pin 9.
4. Operation Within an Op Amp Loop
Obviously, the LH0033' may be used as a
current booster within a closed loop with an
LM108, LM741. or NH0022 operational
amplifier. An isolation resistor of no less than
47 ohms should be used between the op amp
output and the input to the LH0033. The
resistor will assure stability. The LH0033's high
input impedance guarantees that the opera-
. tional amplifier will not be loaded.
5. Short Circuit Protection
The LH0033/LH0033C may be protected from
an output short circuit by inserting the appro-
priate limiting resistor between pin 12 (V+) and
pin 1, and between pin 10 (V~) and pin 9. The
value for the resistor is given by:
where:
I
o
o
CO
CO
I
o
o
CO
CO
o
'LIM
'sc 'sc
= output current under short cir-
cuit conditions 100 mA
The inclusion of a limiting resistor will, by ne-
cessity, limit the output voltage swing. How-
ever, decoupling pins 1 and 9 through disc
capacitors to ground, will allow near full output
swing and slew rate.
111
UNITS
ns
.ns
ns
ns
ns
ns
ns
ns
Interface Circuits
MH0012/MH0012C high speed MOS clock driver
general description
The MH0012/MH0012C is a high performance
clock driver that is designed to be driven by the
DM7830/DM8830 or other line drivers or buffers
with high output current capability. It will pro-
vide a fixed width pulse suitable for driving MOS
shift registers and other clocked MOS devices.
features
• High output voltage swings—12 to 30 volts
• High output current drive capability-1000 mA
peak
• High repetition rate-10 MHz at 18 volts into
lOOpF
• Low standby power-less than 30 mW
schematic and connection diagrams
12-lead TO 8 Package
typical application <ac test circuit) timing diagram
2
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absolute maximum ratings
V" Supply Voltage: Oillerentral (Pin I or 2 to
Pin 51 -40V
V* Supply Voltage: Differential (Pin 8 or 9
to Pin 1 or 21 30V
Input.Current: (Pin 3 or 7) 175mA
Peak Output Current 21000mA
dc electrical characteristics (Note u
Maximum Output toad-See Figure 2
Power Dissipation-See Figure 1
Storage Temperature
Operating Temperature: MH0012
MH0012C
Lear) Temperature (Soldering. 10 sec)
1.5W
-6S"Clo <150'C
-S5''Clo»12S"C
O'C to «85'C
300°C
Logic "V Input Voltage
(Pins 1 and 3)
Logic "0" Input Voltage
(Pint 7 and 3)
Logic "1" Output Voltage
Logic "0" Output Voltage
Ipc IV" Supply)
CONDITIONS
V -V" -20V. VOUT<V -2V
V - V" • 20V. Vout >V - 1.5V
V -V-20V. IOOI • 1mA.
V,N • 2.0V
V - V" " 20V. IOUT • - tmA.
V,N • 0.4V
V - V" * 20V. V,N . J.OV
V1- 1.5
TYP
1.0
0.6
V" ' 1.0
V* - 07
34
V
V
V
V
mA
ac electrical characteristics
PARAMETER
Turn-On Delay (I
Rise Time (t,)
Turn Off Delay (
Fill Timed,)
CONDITIONS INote 31
V - V" 20V. Vcc "5.QV
Ct • 200pF.<« I.OMHi
T, - 25°C
10
S
35
35
15
10
50
45
Note 1: Characteristics apply foi circuit ol Figure 1. Min and ma* limits apply from -55°C to »1253C
for the MH0012 and (rom 0'"'C to *B5JC lor trie MHOO12C. Typical values are for TA • 25°C.
Not* 2: Ox* to the very fast rise and fall times, a»d the high currents involved, extremely short con-
nections and good bv passing techniques are required.
f«ot* 3: All conditions apply for each parameter.
Power Dissipation
Maximum Output Load
vs Voltage Swing vt Rise Times
Rise and Fall Times n
Load Capacitance
8 25 50 75 100 125 ISO 175
AMBIENT TEMPERATURE TO .
Figure 1. .
applications information
0 400 tOO UOO 1600
MAXIMUM OUTPUT LOAD (pF)
Figure 2.
Power Dissipation Contid«rat<ont
The power diisJpated by the MH001? may b«
divided into three areas of operation • ON, OFF
and switching. The Off power is approximately
30 mW and is dissipated by R; when Pin 3 is tn
the logic "t" stdte.lhe OFF power is neglib'e and
will be ignored in the subsequent discussion. The
ON power is dissipated primarily by O3 and ft,
*nd is given by:
Where:
DC " Duty Cycle • g^
. VIN -_VBE3
and equation (1)
(V'-VT
V* _ V")2
\ DC
ForV,N-25V,VBE3«0.7V.V
<-OV. V--JOV.
and OC - 20%. PON 2 200 raw.
200 400 600 100 1000
LOAD CAPACITANCE. CtfpF)
The transient power incurred during switching a
given by*.
f»c - rv-vYcj 13)
For V* • 0V. V" • -20V. CL • 200 pF. ind
I • 5.0 MHi. P.c • 400 mW.
The total power n given by:
PT - P.e * ?o» Ml
'T S PMAX
For the above example. PT * 600 mW.
8-108
MH0013/M
general desc
The MH0013/MHC'
driver that is CK--.
TTL line drivers •:•
rent capability. I"
pulses for both h :
MOS devices. Twc
citors set the pute
the output pulse
input pulse \viotr. :
width may be obt;
capacitors and no ..-
schematic a
typical applic
D +2.2V
ice = 1.5V
3 ate
= 100pF.
to +2.2V
ence=1.5V
.Gate
L=100pF.
to +2.2V
•nee = 1.5V
.Gate
_=100pF.
Schottky Bipolar 3101, 3101A
HIGH SPEED FULLY DECODED
64 BIT MEMORY
•Fast Access Time --35 nsec. max.
over 0-75° C Temperature Range.
(3101A)
• Simple Memory Expansion through
Chip Select Input —17 nsec. max.
over 0-75° C Temperature Range.
(3ioiA)
•DTL and TTL Compatible --Low
Input Load Current: 0.25m A. max.
OR-Tie Capability-
Open Collector Outputs.
•
Fully Decoded -on Chip Address
Decode and Buffer.
Minimum Line Reflection -Low
Voltage Diode Input Clamp.
Ceramic and Plastic Package --
16 Pin Dual In-Line Configuration.
The Intel 3101 and 3101A are high speed fully decoded 64 bit random access memories, organized 16 words
by 4 bits. Their high speed makes them ideal in scratch pad applications. An unselected chip wiil not generate
noise at its output during writing of a selected chip. The output is held high on an unselected chip regardless
of the state of the read/write signal.
The use of Schottky barrier diode clamped transistors to obtain fast switching speeds results in higher perfor-
mance than equivalent devices with gold diffusion processes.
The Intel 3101 and 3101A are packaged in either hermetically sealed 16 pin ceramic packages, or in low cost
silicone packages, and their performance is specified over a temperature rarrge from 0°C to 75°C.
The storage cells are addressed through an on chip 1 of 16 binary decoder using four input address leads.
A separate Chip Select lead allows easy selection of an individual package when outputs are OR-tied.
In addition to the address leads and the Chip Select lead, there is a write input which allows data presented at
the data leads to be entered at the addressed storage cells.
PIN CONFIGURATION LOGIC SYMBOL BLOCK D.AGRAM
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SCHOTTKY BIPOLAR 3101.3101A
Absolute Maximum Ratings4
Temperature Under Bias: Ceramic
Plastic
Storage Temperature
All Output or Supply Voltages
All Input Voltages
Output Currents
-65°Cto+125°C
-65°C to +75°C
-65°C to+160°C
-0.5 to +7 Volts
-1.0 to+5.5 Volts
100mA
•COMMENT:
Stresses above those listed under "Absolute Maximum
Rating" may cause permanent damage to the device. This
is a stress rating only and functional operation of the device
at these or at any other condition above those indicated in
the operational sections of this specification is not implied.
Exposure to absolute maximum rating conditions for ex-
tended periods may affect device reliability.
D.C. Characteristics TA = o°c to +75°c, vcc = B.OV ±5%
SYMBOL
'FA
'FD
'FW
'FS
'«A
'RD
'RW
'RS
VCA
VCD
Vcw
vcs
VOL
'CEX
•cc
V,L
V,H
PARAMETER
ADDRESS INPUT LOAD CURRENT
DATA INPUT LOAD CURRENT
WRITE INPUT LOAD CURRENT
CHIP SELECT INPUT LOAD CURRENT
ADDRESS INPUT LEAKAGE CURRENT
DATA INPUT LEAKAGE CURRENT
WRITE INPUT LEAKAGE CURRENT
CHIP SELECT INPUT LEAKAGE CURRENT
ADDRESS INPUT CLAMP VOLTAGE
DATA INPUT CLAMP VOLTAGE
WRITE INPUT CLAMP VOLTAGE
CHIP SELECT INPUT CLAMP VOLTAGE
OUTPUT "LOW" VOLTAGE
OUTPUT LEAKAGE CURRENT
POWER SUPPLY CURRENT
INPUT "LOW" VOLTAGE
INPUT "HIGH" VOLTAGE
MIN.
2.0
MAX.
-0.25
-0.25
-0.25
-0.25
10
10
10
10
-1.0
-1.0
-1.0
-1.0
0.45
100
105
0.85
UNIT
mA
mA
mA
mA
uA
uA
MA
uA
V
V
V
V
V
MA
mA
V
V
TEST CONDITIONS
Vcc =5.25V, VA =0.45V
Vcc =5.25V, VD =0.45V
VCC=5.25V. VW=0.45V
VCC=5.25V. VS=0.45V
Vcc =5.25V, VA =5.25V
VCC=5.25V. VD=5.25V
VCC=5.25V, VW=5.25V
Vcc =5.25V, Vs =5.25V
VCC=4.75V, !A=-5.0mA
Vcc"fl.75V.!D=-.S.CmA
Vcc =4.75V. lw=-5.0 mA
VCC=4.75V. ls=-5.0mA
VCC=4.75V, IOL = 15mA
Memory Stores "Low"
VCC=5.25V.VCEX=5.25V
VS=2.5V
Vcc =5.25V. VA =VS =VD =OV
VCC=5.0V
Vcc =5.0V
Typical Characteristics
OUTPUT CURRENT
VS. OUTPUT "LOW" VOLTAGE
INPUT CURRENT
VS. INPUT VOLTAGE
INPUT THRESHOLD VOLTAGE
VS. AMBIENT TEMPERATURE
0.2 0.4 0.6
OUTPUT VOLTAGE IV)
0 1.0 2.0
INPUT VOLTAGE (VI
25 SO
AMBIENT TEMPERATURE PCI
3-102
SCHOTTKY El
Switching C'
Conditions of Ter.
Input Pulse arr:
Input Pulse rise
5 nanosec:
and 2 vote
Speed measure-
Output loading
READ CYCLE
Address to Output
V Al- A2- A3
CHIP SELECT INPUT
0,.0j.03.04
Chip Select to Output :
AQ. A,.Aj. A3
CHIP SELECT INPUT
°1.°2-03-0«
NOTE I: tgq a assocat,
A.C. Character
SYMBOL
's*-'s-
'A-.«A*
PARAV.
C>iip Seiec;
Delay
Address to
Delay
CAPACITANCE121
C,N
COUT
INPUT
(All Pi-
OUTPV
SCHOTTKY BIPOLAR 3101, 3101A
j Maximum
device. This
jf the device
indicated in
not implied.
Jons for ex-
JITIONS
=0.45V
=0.45V
=0.45V
-0.45V
=5.25V
-5.25V
.-5.25V
"='-5]6rnA
=-5.0 mA
=-5.0 mA
=-5.0 mA
15mA
"Low"
=5.25V
K-vs-vD-ov
.D VOLTAGE
MPERATURE
EC
••• ••
s.ov
• — —
fa JS
J.TURE rci
Switching Characteristics
Conditions of Test:
Input Pulse amplitudes: 2.5V
Input Pulse rise and fall times of
5 nanoseconds between 1 volt
and 2 volts
Speed measurements are made at 1 .5 volt levels
Output loading is 1 5mA and 30 pF
15 mA Test Load
vcc
READ CYCLE
Address to Output Delay
,,, ;x
CHIP SELECT INPUT
A
Chip Select to Output Delay
—v
A0. A,. Aj. A3 J\_
CHIP SELECT INPUT
0,.02.03. 04
WRITE CYCLE
, Aj.
CHIP SELECT INPUT
n n n0,.D2. D3,
WRITE INPUT
Ol.02.03.04
(Selected Chips) '
•Outputs of unse'ected chips remain high during write cycle.
NOTE 1: tea is associated with a read cycle following a write cycle and does not affect the access lime.
A.C. Characteristics TA = o°c to +75° c, vcc = s.ov ±5%
READ CYCLE
SYMBOL
<s»-'s-
tA-.«A*
PARAMETER
Chip Select to Output
Delay
Address to Output
Delay
3101A
LIMITS (nsl
MIN.
S
10
MAX.
17
36
3101
LIMITS (nsl
MIN.
S
10
MAX.
42
60
CAPACITANCE121 TA=25°C
C.N
COUT
INPUT CAPACITANCE
(All Pins)
OUTPUT CAPACITANCE
10 pF
maximum
12 pF
maximum
WRITE CYCLE
SYMBOL
tSR
tWP
<ow
<WR
TEST
Sense Amplifier
Recovery Time
Write Pulsa Width
Data-Write Overlap
Time
Write Recovery Time
3101A
LIMITS Ins)
MIN.
25
25
0
MAX.
36
3101
LIMITS (n«)
MIN.
40
40
6
MAX.
50
NOTE 2: This parameter is periodically sampled and Is not 100%
tested. Condition of measurement Is * " 1 MHz. V^ias
M 2V. Vcc » 0V. and TA • 25°C.
2-103
»i«ffi.«y-/^g^tgfgy^gr'''j^.y|!^ft'^vi^M^-*^^^H!^^"-*
SCHOTTKY BIPOLAR 3101.3101A
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Typical A.C. Characteristics
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WRITE PULSE WIDTH & SENSE
AMPLIFIER RECOVERY TIME
VS. AMBIENT TEMPERATURE
•5.0V
•30pF
<SR
W
25 50
AMBIENT TEMPERATURE («C)
HIG
• Militai
-55°C
0 Fast f-
Maxirr
TheM3101 and M31C
ideal in scratch pad =-
rier diode clamped t.-a
process.
PIN CONFIGL'
ADDRESS IKPUT «, C I
CHIPSEUO CSC I
WRITE ENABLE »EC 'J
DATA INPUT 0,C «
DATA OUTPUT 6",C S
DATAMUIT OjC 5
DATA OUTPUT 0,C 7
6«OC I !
CHIPSELECT '• WRIT; ;
LOW
I HIGH I
D. C. and Ope
Symbol
'FA
'FD
'FW
IPS
'RA
'RO
'RW
'RS
VCA
VCD
Vcw
Vcs
VOL
_'CEX
'cc
VIL
VIH
Address I -
Data Ins-.t
Write I.-,-,.
Chip Sele-:-
Address 1.-
Data Ini-.'-.
Write Ir.c-,-
. Chip Sel=c:
Address I,-;
Data Inix;;
Write Inci.:
Chip Sels--
Output "Lc
Output L=3-
Power S'j:c
Input "Lev.
Input "Hicr.
•*®i'i^ ifc sass&Si
DESCRIPTION
The LM109 and LM309 are complete 5 volt regulators
fabricated on a single silicon chip. These regulators -are
designed for local "on card" regulation to eliminate many
of the noise and ground loop problems associated with
single-point regulation. They employ internal current limit-
ing, thermal shutdown, and safe-area compensation which
makes the circuitry essentially blow-out proof. If adequate
heat sinking is provided, the devices can deliver output
currents in excess of 200mA from the TO-5 package, and
1A from the TO-3 package. In addition to their use as
fixed 5 volt regulators, these devices may be used with
external components to obtain adjustable output levels.
They may also be used as the power pass element in
precision regulators.
FEATURES
o OUTPUT CURRENTS IN EXCESS OF 1 amp
o INTERNAL THERMAL OVERLOAD PROTECTION
•» INTERNAL CURRENT L!M!T!NG
• NO EXTERNAL COMPONENTS REQUIRED
LINEAR INTEGRATED CIRCUITS
PIN CONFIGURATIONS
ABSOLUTE MAXIMUM RATINGS
Input Voltage 35V
Power Dissipation
Operating Junction Temperature Range
LM109
LM309
Storage Temperature Range
Lead Temperature (Soldering, 10 sec)
EQUIVALENT CIRCUIT
Internally Limited
-55°Cto 150°C
0°Cto 125°C
-65°Cto 150°C
300bC
H PACKAGE
(Bottom View)
1. Input
2. Output
3. Ground
ORDER PART NOS. LM109H/LM309H
K PACKAGE
(Bottom View)
1. Input
2. Output
Case is connected to ground.
•
ORDER PART NOS. LM109K/LM309K
LM109/LM309 - FIVE VOLT REGULATORS
ELECTRICAL CHARACTERISTICS (Note 1)
PARAMETER
Output Voltage
Line Regulation
Load Regulation
TO-5
TO-3
Output Voltage
Quiescent Current
Quiescent Current Change
Output Noise Voltage
Long Term Stability
Thermal Resistance
Junction to Case (Note 2)
TO-5
TO-3
CONDITIONS
r. = 25°c
T. = 25°C
7V<V|N<25V
TJ = 25°C
5mA<lOUT<0.5A
5mA ^ 'nijT ^* ^  *^^
7V<V|(VJ<25V
P<P
msx .
7V<V,N<25V
7V<V|N<25V
SmA<lOUT<'max
TA = 25°C
10Hz<f <100kHz
LM109
MIN
4.7
4.6
TYP
5.05
4
20
50
5.2
40
15
3
MAX
5.3
50
50
100
5.4
10
0.5
0.8
10
LM309
MIN
4.8
4.75
TYP
5.05
4
20
50
5.2
40
15
3
MAX
5.2
50
50
100
5.25
10
0.5
0.8
20
UNITS
V
mV
mV
mV
V
mA
mA
mA
JUV
mV
"C/VV
°c/w
NOTES:
1. Unless otherwise specified, these specifications apply for
-55°C < TJ < 150°C for the 5109 or 0°C < Tj < 125°C
for the 5309, V|N = 10V and IOUT = 0.1A for the TO-5
package or IOUT = 0.5A for the TO-3 package. For the TO-5
package, I
I
max 0.2A and P
1.0A and P,,
max
20W.
; 2.0W. For the TO-3 package.
2. Without a heat sink, the thermal resistance of the TO-5 package
is about 150°C/W, while that of the TO-3 package is approxi-
mately 35°C/W. With a heat sink, the effective thermal resistance
can only approach the values specified, depending on the
efficiency of the sink.
TYPICAL APPLICATIONS
FIXED 5V REGULATOR
NOTES: 'Required if regulator is located an appreciable
distance from power supply filter.
tAlthough no output capacitor is needed for
stability, it does improve transient response.
PRECISION VOLTAGE REGULATOR
NOTES: 'Regulation better than 0.01% load, line and temperature,
can be obtained.
tDetermines zener current. May be adjusted to minimize
thermal drift.
Isolid tantalum.
ADJUSTABLE OUTPUT REGULATOR
_LC<
-OJJ.f
CURRENT REGULATOR
TO—1-4 IM1» i-j
=T=e' r !«.•T""' _L
NOTES: 'Determines output current.
LM109/LM309 — FIVE VOLT REGULATORS
TYPICAL CHARACTERISTIC CURVES
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L'M109/LM309 - FIVE VOLT REGULATORS
TYPICAL CHARACTERISTIC CURVES (Confd.)
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1024 BIT CAPACITY MULTIPLEXED
DYMAfvlffi SHIFT REGISTERS
SILICON GATE F/iOS 2500 SERIES
DESCRIPTION
These Signetics 2500 Series 1024-bit multiplexed dynamic
shift registers consist of enhancement mode P-channel MOS
devices integrated on a single monolithic chip. Due to on-
chip multiplexing, the data rate is twice the clock rate.
BIPOLAR COMPATIBILITY'
The data inputs of these registers can be driven directly by
standard bipolar integrated (TTL, DTL, etc.) or by MOS
circuits. The bare drain output stage provides driving capa-
bility for both MOS and bipolar integrated circuits (one
standard TTL load).
FEATURES ..„•"-
o 10 MHz TYPICAL DATA RATE
THREE CONFIGURATIONS-QUAD 256. DUAL 512.
SINGLE 1024
LOW POWER DISSIPATION-40 ^W/bit at 1 MHz
DATA RATE *
LOW CLOCK CAPACITANCE-140 pF
TTL, DTL COMPATIBLE
STANDARD PACKAGES - 8 LEAD TO-99, 8-PIN
AND 16-PIN SILICONS DUAL IN-LINE PACKAGE
«f SiCNETiCS P-MOS SILICON GATE PROCESS
AND SILICONS PACKAGING TECHNOLOGIES .
APPLICATIONS
LOW COST SEQUENTIAL ACCESS MEMORIES
LOW COST BUFFER MEMORIES
CRT REFRESH MEMORIES
DELAY LINE MEMORY REPLACEMENT
PROCESS TECHNOLOGY
Use of low threshold silicon gate technology allows high
speed (10 MHz typical)while reducing power dissipation and
and clock input capacitance dramatically as compared to
conventional technologies.
The use of low voltage circuitry minimizes power dissi-
pation and facilitates interfacing with bipolar integrated
circuits.
SILICONE PACKAGING
Low cost silicone DIP packaging is implemented and reli-
ability is assured by the use of Signetics unique silicon gate
MOS process technology. Unlike the standard metal gate
MOS process, the silicon material over the gate oxide passi-
\tetes the MOS transistors, and the deposited dielectric mate-
• rial over the silicon gate-oxide-substrate structure provides
an ion barrier. In addition, Signetics proprietary surface
passivation and silicone packaging techniques result in. an
MOS circuit with inherent high reliability and demonstrat-
ing superior moisture resistance, mechanical shock and ionic
contamination barriers.
PIN CONFIGURATIONS (Top View)
«E
*C
•u
2502B
D»
3"
1.
2.
3.
4.
5.
6.
7.
8.
OUT 1
NC
IN 1
0 1
vcc
OUT 2
NC
IN 2
16.
15.
14.
13.
12.
11.
10.
9.
IN 4
NC
OUT 4
NC
VDD
02
IN 3
OUT 3
1. OUT2 8. Vcc
2. IN2 7. 0,
3..02 6. IN.,
4. VDD 5. OUT,
3. NC
4. V DO 5. IN
1. OUT 1 5. OUT 2
2-,. IN 1 6. IN 2
PI 7. 02
VCC ^ 8- VDD
1. NC 5. OUT
2. IN 6. NC
3. 01 7. 02
PART IDENTIFICATION TABLE
TYPE
25028^
. -2503TA.^
2503V
2504TA
2504V
FUNCTION
Quad 256-bit
•Dual 512-bit
Dual 512-bit
Single 1024-bit
Single 1024-bit
PACKAGE
1'6-Pin DIP
^TO-99^,
S"-Pm"DIP
TO-99
8-Pin DIP
J SYSTEMS, INC.
HIGH SPEED DIGITAL-TO-ANALOG
GENERAL DESCRIPTION
This series of D/A converters are min-
iature ultra high speed devices offering
the user state-of-the-art output settling
time. Twenty-five nanoseconds for
DAC-HI, fifty nanoseconds for DAC-
Gl and one hundred nanoseconds for
DAC-FI series. Standard versions are
available with either eight bit or ten
bit resolution. Accuracy specifications
i n c l u d e ±1/2 LSB l inear i t y ,
t15ppm/°C temperature coefficient,
and ±0.05% full scale accuracy.
Bipolar operation is achieved by exter-
nally connecting the built-in offset-
ting reference. Input coding can be
ttraight binary for unipolar output or
3 choice of offset binary or two's
Complement for bipolar output.
;h D/A is completely self-contained
requiring only ±15 volts D.C. power,
'ackaged in 2" x 2" x 0.4", low pro-
file modules, they are readily soldered
Dr plugged directly into P.C. cards or
3ther mother board hardware. In-
:luded in each module is digital inter-
face logic, a precision resistor ladder
letwork, high speed electronic
iwitches, and a temperature compen-
;ated precision voltage reference
iource.
Dne of the many prime features is the
jutput flexibility — 5 ma current
HJtput can be fed directly into an
ixternal resistor to develop a 1.2V
naximurn output or by external pin
trapping a bipolar output of ±1.2V
naximum can be generated across the
>utput load resistor. The output cur-
ent can also be fed into an operation-
il amplifier for those who require sign
nversion, scaling, etc. This amplifier
:an be selected to suit a particular
ipplication.
\pplications for these devices are
lumerous, graphic generators, com-
luter displays, high speed A/D conver-
ers, test equipment, etc.
FEATURES
D Fastest settling time available 25 nanosec's to 0.1% of FS.
d High Resolution Up to 10 Binary bits
D Small Size 2" x 2" x 0.4" - will mount
directly on P.C. boards having
0.5" centers.
D Low Temperature coefficient . . . . . ± 15 ppm/°C of FS (±0.0015%)
D Ultra linear . ±1/2 LSB (±0.05%)
D Adjustment-Free operation Over temperature range of 0°C
to +70°C
D Hardware compatible Conforms to dual in-line
., packaging. All pins are .020"
dia. @ .100" centers.
D Inputs compatible to either DTL or TTL logic.
D Completely repairable One Year Guarantee
D Self contained . Simply apply D.C. power.
D Low Cost See enclosed price list
^ Programmable Unipolar or Bipolar Output
:OF POOR QUALITY
BLOCK D I A G R A M
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FUNCTION 1 PIN
Bi 1 in m (MSB! 9
Bi 2 in iu 10
Bi 3 in >u 1 1
B. 4 in n, 12
iii 5 in >ii 13
U. C in ,u 11
Bi 7 i" HI 15
a BI b in >u iu
FUNCTION
Bi! 0 IIIDU!
Bif 10 Jiri-jl ( LSB)
i 15V Pov.e ii|iti<
15V Pmvi; mini
^uinnion -ji mil
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DAC-FI - DAC-GI - DAC-H1
PARAMETERS
DIGITAL INPUTS
RESOLUTION
DAC-FI SERIES DAC-GI SERIES
CODING
(Parallel Data in the following Formats)
Optional
8 or 10 Binary Bits
Straight Binary (Unipolar Output)
Offset Binary (Bipolar Output)
Two's Complement (Bipolar Output)
Optional
8 or 10 Binary Bits
Straight Binary (Unipolar Output!
Offset Binary (Bipolar Output)
Two's Complement (Bipolar Output!
DATA INPUTS
INPUT V INPUT BIT
CODE MIN. MAX. STATUS :
"" "0" " 0V +0.8V OFF
i "1" +2.0V +5.5V ON i |
; .
ANALOG OUTPUT (@ 25°C)
ACCURACY i
TYPE OF OUTPUT j
FULL SCALE OUTPUT :
OUTPUT IMPEDANCE
OUTPUT ZERO OFFSET :
OUTPUT LOADING
DTL or TTL Compatible
Positive Logic
Loading: 2 standard TTL loads
Adj. to ±0.05%
Current
5 ma (3> +1 ,2V max. (Unipolar)
±2.5 rna @ ±1.2V max. (BipolarHD
600 Ohms ±1%
1 5 na
300 oiirns for C to +'i V Output
2.325K for±1.0V Output
DTL or TTL Compatible
:. Positive Logic
; Loading: 2 standard TTL loads
;
:
• Adj. to ±0.05%
Current
5 ma @ +1 .2V max. (Unipolar)
±2.5 ma <g>±1. 2V max. (Bipolar) (1)
600 Ohms ±1%
1 5 na
300 ohms for 0 to +1 V Output
2.325Kfor± 1.0V Output
OUTPUT SETTLING TIME
OUTPUT RESOLUTION
LINEARITY
TEMPERATURE COEFFICIENT
LONG TERM STABILITY
REFERENCE SOURCE
INPUT POWER REQUIREMENTS
100 nsecto ±0.1% of FS
1 LSB (5/Ja for 10 Cinary Bits)
±'/z LSB (±2.5#a for 10 Binary Bits)
±50 ppm/°C of FS
±0.5%/Yr.
Internal
POWER SUPPLY
REJECTION RATIO
+15VDC, ±0.5V @ 40 ma
-15VDC, ±0.5V ® 20 ma
0.05%/V •
PHYSICAL - ENVIRONMENTAL
OPERATING TEMPERATURE RANGE
STORAGE TEMPERATURE RANGE
RELATIVE HUMIDITY
SIZE
PINS
0°to+70°C
-55° C to+85° C
Up to 100% Non-Condensing
2"L x 2"Wx0.4"H
Plug-in Module
0.020" Round Gold Plated
0.250" Long Min.
50 nsecto ±0.1% of FS
1 LSB (5jUa for 10 Binary Bits)
±2.5 ^A (1/2 LSB)
±30 ppm/°C of FS
±0.5%/Yr.
Internal
-H5VDC, +0.5V <s> 40 ma
- 15VDC. ±0.5V <§> 20 ma
0.05%/V
' >
0° to+70°C
-55° C to +85° C
Up to 100% Non-Condensing
2"Lx2"Wx0.4"H
Plug-in Module
0.020" Round Gold Plated
0.250" Long Min.
CASE MATERIAL
WEIGHT
Black Diallyl Phthalate
2oz.
Black Diallyl Phthalate
2oz.
DAC-FI DAC-GI.
ORDERING INFORMATION
Number of Bits
8 B = 3 Binary Bits
10 B = 10 Binary Bits
Number of Bits
8 B = 8 Binary Bits
10 B = 10 Binary Bits
Note: (11 Two's corrmlnmpnt. bipolar output
can be achieved when MSB (rom
external storage register or counter,
is provided.
Note: (1) Two's complement bipolar output
can be achieved when MSB from
external stor;uje register or counter,
is provided.
VHlSERIES
)ptional
or 10 Binary Bits
traight Binary (Unipolar Output)
Iffset Binary (Bipolar Output)
wo's Complement (Bipolar Output)
ITL or TTL Compatible
ositive Logic
oading: 2 standard TTL loads
,dj.to±0.05%
urrent
rna © +1.2V max. (Unipolar)
2.5 ma @± 1.2V max. (Bipolar) (1)
30 Ohms ±1%
5 na
DO ohms for 0 to +1V Output
.325Kfor ± 1.0V Output
•sec to ±0.1% of FS
LSB (5^a for 10 Binary Bits)
2.5 /jA (1/2 LSB)
15 ppm/°C of FS
D.5%/Yr.
iternal
15VDC, ±0.5%V @ 40 ma
15VDC, ±0.5%V@20ma
l.05%/V
°to+70°C
55° C to+85° C
Ip to 100% Non-Condensing
"L x2"Wx0.4"H
lug-in Module
.020" Round Gold Plated
.250" Long Min.
lack Diallyl Phthalate.
oz.
DAC-HI _._
Mtnher of Bits
J B = 8 Binary Bits
10 B = 10 Binary Bits
wo's complement bipolar output
an be achieved when MSB from
xtcrnal storage (egister or counter,
\ provided.
APPLICATION NOTES
CURRE
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—
n
CURRENT CONTROLLED BY/
INPUT DIGITAL CODE
VOLT A
i —
1
,' t
(
+
VOLTAGE CONTROLLED BYL /
DIGITAL INPUT CODE
UNIPC
f (MSB) BIT 1
DIGITAL
INPUTS '
BIT 9
[(LSB) BIT 10
BIPOI
Connect external
load resistor of 2.32K
Ohms across pins 13
& 15.
Connect a 500 Ohm °,LQp~T^ -
potentiometer INPUTS
between pins 14
& 15 and with input
code of 1000000000,
adjust for zero volts »• '
output.
UNIPOLAR C
f (M
" • r\i
For Unipolar voltage
output connect jumper
between pins 13 & 14. D|G|TA|_
F;or Bipolar voltaye INPUTS
output connect a 500
Ohm potentiometer
between pins 14 & 15. O'1
(LS
BIT
NT EQUIVALENT CIRCUIT
R OFFSET ,|4
W\ K> OFFSET
2.48K l|5
6.2V +1 £ | SEE NOTE
) J^D <600ni
'I =• 0 TO +5 MA 1
J NOTE: Output Voltage
Figure 1 Limited to ±1 .2V max.
GE EQUIVALENT CIRCUIT
R OFFSET | 14
2.46K
600JT1 15
^ ov, 1 WA-t-0 OUTPUT
6«2V +1 SEE NOTE
P & »
/ V « 0 TO +SV 1
/ _I •
Figure 2
)LAR CURRENT OUTPUT
r n w v F R T r R ° T°UTPUTC O N V E E  1 oy T0 + jv f3^
QJ. 300A>
13 <
o— — o — ACOMMON
Figure 3
.AR CURRENT OUTPUT
f il r r>\ p i T 1 r\ .. /-\_ _ft .
bOUJL <f^
C O N V E R T E R ~° I +,l cl
9 > -IV F-S<
BIT 9CM- 2'32K <
10 13 f
FIGURE FOUR
)R BIPOLAR VOLTAGE OUTPUT
SB)0-r -OSEE
r i . NOTES Rf
15 Hh^ VOLTAGE
0/A .0 i_ ->\ l_^ OUTPUT
C O N V E R T E R [— + ^~ ^"^<vOUT«nf
9 < ETERNAL x 5MA1
r 9 O-1- R S AMPLIFIER
10 13 <
10
FIGURE FIVE
Input Coding for DAC-FI, DAC-G1 and DAC-HI Series
Analog
Output Range
(±2.5 ma FS)
+2.495
+2.187
+1.875
+1.250
0.000
-1.250
-1.875
-2.187
-2.495
-2.500
Offset Binary
1111111111
1111000000
1110000000
1100000000
1000000000
0100000000
0010000000
0001000000
0000000001
0000000000
2's Complements
0111111111
0.111000000
0110000000
0100000000
0000000000
1100000000
1010000000
1001000000
1000000001
1000000000
Analog
Output Range
(0 to +5ma FS)
+4.995
+4.375
+3.750
+2.500
+1.250
+0.625
0.000
Straight Binary
1111111111
1110000000
1100000000
1000000000
0100000000
0010000000
0000000000
• - . . ' • MEASURING OUTPUT SETTLING TIME
Because of the phenomenal output settling time of these devices, great care must be taken when measuring
the output performance. Model 454 Tektronix Oscilloscope with low capacitance probe and probe ground
lead is recommended for measuring output settling time. Input/Output connections should be made as close
as possible to the "DAC" pins. Best results occur when the digital input source has a time skew of less than
5 nanoseconds.
Output settling time for these devices can be defined as that time between application of an input digital
wore! and the analog output settling to ±0.1% of full scale, it includes switch delay, slewing time and final
exponential decay time.
io BIT
LOW SKEW
REGISTER
(MSB)
BIT I
r—0-»-0
I U-0 V. L
—I— THBFF —^drTHREE-
"POSITION
TOGGLE SWITCH
I
BIT 9
BIT 10
(LSB)
D / A
CONVERTER
DAC-F I
DAC-GI
DAC-HI
OSCILLOSCOPE
TRIGGER TO SCOPE
Typical Test Set Up For Measuring Output Settling Time.
SYSTEMS, INC.
1020 TURNPIKE STREET. CANTON, MASS. 02021 TEL. (617)828-6395 TWX: 710-348-0135
Bulletin 92157010 K
MEASUREMENT SYSTEMS, INCORPORATED
X-Y POTENTIOMETER JOYSTICK
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The Model 525 is a displacement (Isotonic) joystick with
potentiometer pick-offs. It is used to control the output of any
2 axis or 2 channel device with electrical inputs. When the control
handle is released, the joystick remains in place. It does not
return to zero. Actual tracking performance is better than that
attainable with geared controls at any price.
ADVANTAGES
Light Weight
Inexpensive
Small Size
Low Static Friction and Backlash
High Resolution
Resistant to Shock and Vibration
Corrosion Resistant
MIL-R-94 Potentiometers
MEASUREMENT SYSTEMS. INC. ... 523 WEST AVu^Un. NOLiWALK, CONN. ... 203 &3G-P5
MONOLITHIC DUAL(L.:WE RECEIVERS
The MC55107/MC75107 and MC55108/l^ 76^are.MrJ.L.cornpaiibledual
line-receivers featuring independent channels with common voltage supply and
ground terminals. The MC55107/MC75107 circuit features an active pull-up
(totem-pole) output. The MC55108/MC75108 circuit features an open-collector
output configuration that permits the Wired-OR logic connection with similar
outputs (such as the MC5401/MC7401 MTTL gate or additional MC55108/
MC75108 receivers). Thus a level of logic is implemented without extra delay.
Both receivers feature double-protected input stages to guard against line loading
under zero value supply conditions.
The MC55107/MC75107 and MC55108/MC75108 circuits are designed to
detect input signals of greater than 25 millivolts amplitude and convert the po-
larity of the signal into appropriate MTTL compatible output logic levels.
o High Common-Mode Rejection Ratio
o High Input Impedance
s High Input Sensitivity
o Differential Input Common-Mode Voltage Range of ±3.0 V
*. nic'if-Prottct'Jc: hv- :t ,-:-i.;t
o Differential Input Common-Mode Voltage of More Than ±15 V
Using External Attenuator
a -Strobe Inputs for Receiver Selection
s Gate Inputs for Logic Versatility
o MTTL or MDTL Drive Capability
o High DC Noise Margins
DUAL LINE RECEIVERS
MONOLITHIC SILICON -/re' . _
INTEGRATED CIRCUITS'"' "
PLASTIC PACKAGE
L SUFFIX
CERAMIC PACKAGE CASE 646 >
CASE 632 (TO-116) !
(TO-116) (MC75107, MC75108 only) ,
CIRCUIT SCHEMATIC
Components shown with dashed lines are applicable to the MC55107 and MC75107 only.
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MDTL and MT.TL are trademarks of Motorola Inc.
TRUTH TABLE
DIFFERENTIAL
INPUTS
A-B
V , D * 2 5 m V
-25 mV <V|0 -;25 mV
V|D<-25mV
/
STROBES
G
L Of H
L or H
L
H
L Of H
L
H
S
L or H
L
L Or H
H
L
L Or H
H
OUTPUT
Y
H
H
H
INDETERMINATE
H
H
U
DS 9192
MAXIMUM RATINGS (TA - T,01./ to Tnigh- unless otherwise noted)
Rating
Power Supply Voltages
Differential-Mode Input Signal Voltage Range
Common-Mode Input Voltage Range
Strobe Input Voltage
Power Dissipation (Package Limitation)
Plastic and Ceramic Dual-ln-Line Packages
Derate above TA = +25°C
Operating Temperature Range
MC55107. MC55108
MC75107, MC75108
Storage Temperature Range
Symbol
vcc
VEE
VID
VICR
V|(S)
PD
TA
Tstg
Value
+7.0
-7.0
±6.0
±5.0
5.5
575
3.85
-55 to +125
0 to +70
-65 to +150
Unit
Vdc
Vdc
Vdc
Vdc
. mW
mW/°C
°C
°C
RECOMMENDED OPERATING CONDITIONS
Characteristic
Power Supply Voltages
Output Sink Current
Differential-Mode Input Voltage Range
Common-Mode Input Voltage Range
Input Voltage Range, any differential input to ground
Operating Temperature Range
Symbol
VGC
VEE
'OS
VIDR
VICR
VIR
TA
MCE5107. MC55108
Min I Typ Max
+4.5
-4.5
-5.0
-3.0
-5.0
-55
+5.0
-5.0
+5.5
-5.5
-16
+5.0
+3.0
L - !
 +3.o
~ + 125
MC75107, MC75108
Min
+4.75
-4.75
-
-5.0
-3.0
-5.0
0
Typ
+5.0
-5.0
_
. -
-
-
-
Max
+5.25
-5.25
-16
+ 5.0
+ 3.0
+3.0
+70
Unit
Vdc
mA
Vdc
Vdc
Vdc
°C
DEFINITIONS OF INPUT LOGIC LEVELS
Characteristic
High-Level Input Voltage (between differential inputs)
Low-Level Input Voltage (between differential inputs)
High-Level Input Voltage (at strobe inputs)
Low-Level Input Voltage (at strobe inputs)
Symbol
VIDH
VIOL
|__VIH(S)
VIL(S)
Test Fig. | Min
1
1
3
3
0.025
-5.0t
2.0
0
Max
5.0
-0.025
5.5
0.8
Unit
Vdc
Vdc
Vdc
Vdc
tThe algebraic convention, where the most positive limit is designated maximum, is used with Low-Level Input Voltage Level ( V|QI_).
ELECTRICAL CHARACTERISTICS (TA = T,0w* to fhigh' unless otherwise noted!
• • Characteristic
High-Level Input Current to 1A or 2A Input
(Vcc = Max, VEE = Max, V|D = 0.5 V, V|r = -3.0 V
to +3.0 V) t
Low-Level Input Current to 1 A or 2A Input
(Vcc
 =
 Max, VEE = Max. VID = -2.0 V, VIQ = -3.0 V
to +3.0 V) t
High-Level Input Current to IG or 2G input
(VCC =
 Max. VEE = Max, V!H(S) = 2.4 V) J
IVcC= Max, VEE = Max, V|H(S) = Vcc MaxlJ
Low-Level Input Current to 1G or 2G Input
(VCC =
 Max, VEE = Max, V|L(S) = 0.4 V)t
High-Level Input Current to S Input
(Vcc = Max- VEE = Max, V|H(S) = 2.4 V)J
(Vcc = Max, VEE = Max, VIH(S) - vcc MaxlJ
Low-Level Input Current to S Input
(VCc = Max, VEE = Max, V|L(S) = 0.4 VI i
High-Level Output Voltage «C/
- (Vcc = Min, VEE = Min. l|oad = -400MA, -O > <
V|C = -3.0 V to+3.0 V)t v\> \S^
Low- Level Output Voltage -O^*-' ^-5 ^
(VCC = Min, VEE = Min, lsink = 16 mA -tQr ~C$"
V, c =-3 .0Vto+3.0V) t (,O> «jCr
High-Level Leakage Current r^t
(VCC = M'", VEE = Min, VQH = Vcc Max If ^
Short-Circuit Output Current # #
(VCC = Max, VEE
 = Max)±
High Logic Level Supply Current from Vcc
(VCC = Max, VEE " Max, V|D = 25 mV, TA = +25°C) $
High Logic Level Supply Current from VEE
(Vcc = Max- VEE = Max, VID = 25 mV, TA = +25°CH
Symbol
IIH
IIL
IIH
IIL
IIH
. "IL
^
<<P/OH
v>
VOL
'CEX
!OSC
ICCH+
!CCH-
Test Fig.
2
2
4
4
4
4
3
3
3
5
6
6
MC55107,MC75107;MC55108,MC75108
Min .Typ# Max Min Typ # Max
-
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_
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-
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o f ^e^'j -15
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-
~
0
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_
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-
18
75
-10
40
1.0
-1.6
80
2.0
-3.2
-
0.4
250
-
30
-8.4 -15
1 1
Unit
MA
MA
MA
mA
mA
MA
mA
mA
V
V
MA .
mA
mA
mA
J For conditions shown asMinorMax, use the appropriate value specified under recommended operating conditions for the applicable device type.
#AII typical values are at Vcc = »5.0 V, Vgg = -5.0 V, TA = +25°C.
ft #Not more than one output should be shorted at a time.
•T(ow =-55°C for MC55107 and MC5S108. Thigh = t125°C for MC55107 and MC55108
- 0 for MC75107 and MC75108 = +70°C for MC75107 and MC75108
Semiconductor Products inc.
SWITCHING CHARACTERISTICS tVcc = +5.0 V, VEE = -5.0 V. TA = +25°C)
Characteristic
Propagation Delay Time, low-to-high level from
differential inputs A and B to output
(RL = 390n, CL = 50 pF)
(RL = 390n. CL= 15 pF)
Propagation Delay Time, high-to-low level from
differential inputs A and 6 to output
(RL = 390n, CL = 50 pF)
(R|_ = 390 n, CL= 15 pF)
Propagation Delay Time, low-to-high level, from strobe
input to G or S output
(RL = 390n, CL = 50 pF)
(RL = 390n. CL= 15 pF)
Propagation Delay Time, high-to-low level, from strobe
input G or S to output
(R|_ = 390 U, CL = 50 pF)
(RL = 390 n, CL = i5pF)
Symbol
tPLHID)
tPHUD)
tPLHIS)
tPHUS)
Test Fig.
7
7
7
7
MC55107,MC75107 ! MC55108.MC75109
Min j Typ
-
-
-
-
17
17
10
8.0
Max
25
25
15
15
Min
-
-
-
-
Typ
19
19
13
13
Max
25
25
20
20
Unit
ns
ns
ns
ns
Symbols conform to JE DEC Bulletin No. 1 when applicable.
TEST CIRCUITS
FIGURE 1 - VIDH and VIDL FIGURE 2- l!Hand I|L
NOTE: When testing one channel, the inputs of
the other channel are grounded.
NOTE: Each pair of differential inputs is tested
separately. The inputs of the other pair
are grounded
FIGURE 3 - V|H(S). VIL(S)- VOH> VOL- and 'OH
V|H<S>«
V|L(S)«
See
Test
Table
1G
2G
0 6 O O <j>
MC55107
MC75107
MC55108
MC75108
TEST
VOH
VOH
VOH
VOL
'CEX
'CEX
'CEX
VOL
VID STROBE 1Gor2G STROBE S
APPLY
+ 25 mV
-25 mV
-25 mV
-25 mV
VIHIS)
VIL(S)
VIHISI
VIHIS)
VIHIS)
VIHIS)
VILIS)
VIHIS)
NOTES: 1. V)C - -3.0 V to+3.0 V.
2. When testing one channel, the inputs of the other channel
should be grounded.
MOTOROLA Semiconductor Products inc.
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TEST CIRCUITS (continued)
FIGURE 7 - PROPAGATION DELAY TIME TEST CIRCUIT
AND WAVEFORMS
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1Y
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2Y
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390
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/^
t
t
!
OUTPUT
MC55107
MC75107
< '
CL
50 PF i ;
See Note 3
' 1 1 bfl..bl 14 i i ' W W W ' '
OUTPUT
CL MC75108
•N
15 pF
See Note 3
200 mV
0 V
3 V
OUTPUT
Y
• '
VOL
• >'; NOTES: 1. The pulse generators have the following characteristics: zo = 50 n, tr = tf = 10 ^ 5 ns, tD-i = 500 ns PRR = 1 MHz
'_ tp2 = 1 ms, PRR = 500 kHz. ~ '
2. Strobe input pulse is applied to Strobe 1G when Inputs 1A-1B are being tested, to Strobe S when Inputs 1A-1 B or 2A-2B
are being tested, and to Strobe 2G when inputs 2A-2B are being tested.
3. CL includes probe and jig capacitance.
4. All diodes are 1N916 or equivalent.
Semiconductor Products Inc.
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TYPICAL APPLICATION
FIGURE 8 - MOS-TO-TTL TRANSLATOR
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< i
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Circuit diagrams utilizing Motorola products are included as a means
semiconductor applications; consequently,of illustrating typical
complete infoim
necessarily given.
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OUTLINE DIMENSIONS
•^ —
n
7
8
A —
n n n n n n
4-1
14
*
B
Weight » 1.954 gram
niM
A
C
D
F
H
J
K
M
N
P
K
S
T
U
INCHES
MIN
O.E60
-
0.015
0.030
0.090
0.190
0.100
0.290
0.008
0.220
0.290
-
90°
0.020
MAX
0.780
0.200
0.023
0.070
0.110
0.210
-
0.310
0.015
0.280
0.310
0.325
105°
0.030
MILLIMETERS
MIN MAX
17.400
-
0.381
0.770
2.290
4.830
2.540
7.370
0.203
5.590
7.370
-
0.508
19.900
5.080
0.584
1.770
2.790
5.330
-
7.870
0.381
7.110
7.870
8.260
0.762
NOTE:
1. "R" - Installed Position of Lead Center!
2. "S" - Overall Installed W dth.
All JEDEC 10-11 6 dimensionsand notes apply.
L SUFFIX
CERAMIC PACKAGE
CASE 632
(TO-116)
'Dimension is to lead centerline when formed parallel.
All JEDEC dimensions and notes apply. . Weight* 0.911 gram
1. DIMTTTO LEAD CENTERLINE
WHEN FORMED PARALLEL.
DIM
A
B
C
D
E
F
G
H
J
K
L
M
N
P
INCHES
MIN
0.710
0.240
0.160
0.015
0.1C
0.009
0.060
0.040
0.062
0.115
0.025
0°
0.290
MAX
0.740
0.260
0.180
0.020
D T P
0.014
0.080
0.065
0.072
0.135
0.035
10°
0.310
7°TYP
MILLIMETERS
MIN
18.030
6.090
4.060
0.331
2.5
0.228
1.520
1.020
1.570
2.920
O.E35
0°
7.360
MAX
18.790
6.600
4.570
0.503
T P
0.355
2.030
:.650
1.830
3.430
0.889
10°
7.870
7°TYP
PSUFFIX
PLASTIC PACKAGE
CASE 646
(TO-116)
BOX 2 O 9 I 2 •
7436-2 PRINTED IN USA 4-72 IMPERIAL LITHO B2B440
© .MOTOROLA INC., 1972
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FET
AMPLIFIERS
SERIES
MODEL AM-100A/B/C
DESCRIPTION:
Designed specifically to drive C.R.T. displays'the-DATEL-Models-AM--100»
A/B/C permit settling (to 0.01%) of a 0.5 V step within 0.15 usec. Clean,
crisp alpha/numeric characters, together with sharp, linear vectors are the
result on the screen face when these amplifiers with their fast settling, true
6B/octave response and minimum overshoot and undershoot characteris-
tics are used. These devices are also excellent choices for use in high speed
applications such as D/A output drivers, integrators, comparators, buffers
and many other analog sampling circuits.
FEATURES:
D 60 Volts/^sec. Slew Rate
D Settles to 0.01% Within 0.15f«ec. (Small Step)
D Recovery From Overload in 0.5 ^sec.
D Gain of 500,000
D 10' 2 S7 Differential Input Resistance
D True 6 dB/Octave Response
MODEL AM-101 A/B
DESCRIPTION:
Models AM-101A/B is a FET-input differential operational amplifier
designed specifically for applications requiring a combination of high
accuracy, high gain and fast settling with the ability to drive substantial
capacitive loads. They have a gain bandwidth product of 5 MHz and will
settle to 0.01% within 1.5 u sec., min. in a unity gain inverting mode while
driving a capacitive load of 300 picofarads. These amplifiers will settle to
0.01% within 2 u sec., min., in the same mode driving a 1000 picofarad
load and are stable driving a load of 2000 picofards, minimum. Typically
they are stable up to 5,000 picofarads. In addition, low drift, low noise
and excellent overload recovery characteristics together with a reasonable
price make these amplifiers a must to consider wherever analog voltage
sampling is required.
Model AM-101 A/B has a CMRR of 40,000 typical and 20,000 minimum
and should be considered wherever a non-inverting amplifier is necessary
such as in buffer or multiplexer applications. Since settling time to 0.01%
is approximately the same in the non-inverting mode excellent gain and
linearity characteristics are achieved with the high CMRR of the AM-101
Series.
FEATURES:
D Will drive high capacitive load 2000 pF, min.
O Gain Bandwidth Product 5 MHz, min.
D D.C. Gain at Rated Load SOO.OOo' min.
D Differential Input Resistance 1012 Cl min.
IH Output ±10 V @ ± 2 0 m A , mini
D CMRR 20,000. min.
n Fast Overload Recovery Time 1 usec
D Low Profile Case 0.4"
D Low Cost From S46 ea.
MODEL AM-102 A/B
DESCRIPTION:
The Model AM-102 A/B is a differential FET input fast settling
operational amplifier designed primarily for use in circuits where polarity
reversal is not desired. All the ingredients of a good, fast and accurate FET
Follower can be found in the AM-102 A/B. High CMRR, very high
common mode resistance, high gain, wide bandwidth and fast settling
along with high input impedance, excellent drift and noise characteristics
all combine to make the AM-102 A/B one of the best all around Follower
Amplifiers available today. -
MODEL AM-103 A/B
DESCRIPTION:
The fastest yet of the DATEL Systems operational amplifiers, the AM-103
A/B features a 250 Volt per microsecond slew rate, a guaranteed 0.4
microsecond settling time (to 0.01%), an overload recovery time of 1
microsecond, max. together with a minimum gain of 100,000. Designed
especially for use in high speed comparators, integrator A/D and D/A
converter circuits the AM-103 A/B is an excellent choice for consideration
whenever analog sampling is necessary.
FEATURES:
D 100 Volts/^sec. Slew Rate
D 0.6 /jsec, Settling Time to 0.01% as Follower
D 1 |/sec. Overload Recovery Time
D 100,000 Gain at Rated Load
D 30 MHz Gain Bandwidth Product
FEATURES:
D 250 Volts/A/sec. Slew Rate, Min.
Settles to 0.01% Within 0.4 //sec., Max.
Recovery From Overload in 1 Aisec., Max.
Gain of 100,000, Min.
10'2 Differential Input Resistance
O Stable Unity Gain Frequency 30 MHz, Min.
MECHANICAL
DIMENSIONS
Outline Dimensions
in inches ao° 101A1
I.I25
A - L
| o.eo -j
i
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L
L_0.20(TTP)
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>5
o/
-f\J
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\_ ,
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EXTERNAL Outline dimensions
"<fl (8) in inches
BOTTOM VIEW
•.•-.•;.;:iC.YnONS
Differential Voltage
Common Mode Voltage
Common Mode Rejection Ratio
Common Mode Resistance
Differential Input Resistance
Voltage
Current, Continuous
Current. Transient
Capacitive Load
D.C. Gain at Rated Load
Gain Bandwidth Product
Stable Unity Gain Frequency
Full Power Response
Slew Rate
Settling Time to 0.01%
Settling Time to 0.01%
Overload Recovery Time
Rise Time to 90% (Small Signal)
Offset Voltaqe (Initial) @ 25°C
Vs. Temp. Range -25°C to +85°C, nV/°C
Vs. Power Supply
Vs. Time
Input Offset Current
Bias Current @ 25°C. pA
Vs. Temperature Range
.ORQn to -».QR°f~
Input Noise (Voltage)
Operating Voltage Range
Quiescent Current
Operating
Storage
NOTES: (1) Unity gain inverting. (2) As
(5) Typical (6) Minimum
MODEL
AM- 100
A | B C
•3 1.-.- I.-. -. -, -I -I. • 7
±15V(5)
±18V(7)
10.000 IS)
mi 2 o. (Ri
10' 2 niei
±10V (6)
±20mA(6)
±30mA(5l
300 pF
500 000 151
18 MHz (5)
18 MHz 151
900 KHz (1M5I
GOV/us. (1) (51
0.4 us. (1) (51
0.15 us. (3) 15)
0.5 us. I5I
50 ns. (1)15)
Adj. to 0
50 (7) | 25 (7) I 10 I7I
±10uV/% 151
tSOuV/rtav (51
±10oA 171
100(7) I SO (7) I 20 (71
Do'jhl«"! OVR-V 1O°C
25nV-yrHz (51
±15V (5)
±13mA (71
:25 to +85°C
-55 to +125°C
1.12"L x 1.12"W x
0.4"H
MS-9 $2.00 ea.
$40 | S45 ' $52
Follower. (3) Unity gain
(7) Maximum. (8) Ext
MODEL
AM-101
B |
±15V 15)
±18V 17)
40.000 I5I
1OJ
2 n (6)
lo1 2 n (Gi
+ 10V 16)
±20mA 161
±30mA 151
5000 pF
500.000 15)
7 MHz (5)
7 MHz 15)
900 KHz (1)151
60V/US. (1)15)
1 us. (1) (51
1.5 us. (4) (51
1 us. (5)
100 ns. (1K5I
Adj. to 0
40 (7) I 20 (7) |
±10uV/% (51
±5OuV/dav (51
±10oA I7I
50 m horn I
Doubles sverv 10°C
25nV -yTTz (5)
±15V 15)
±13mA (71
•25 to + 85°C
-55 to +125°C
1.12"L x 1.12"W x
0.4"H
MS-9 $2.00 ea.
$46 $52 |
inverting 0.5 volt step, (t
. balance pot. Model TP-1K -
MODEL
AM-102
A | B
• : . . . ' - .ov. :>i
' ' •• *
±15V (SI
±18 (7)
40.000 (5)
in' 2 n 16)
io12 n (6i
±10V (6)
±20mA (6)
±30mA (5)
300 pF
400.000 (5)
45 MHz (5)
37 MHz (5)
2 MHz (2)15)
/
140V/US. (2) (5)
0.4 us. (2) IS)
0.5 us. (5)
20 ns. (2) (5)
Adj. to 0
40 (7) I 20I7I |
±10uV/% 151
±SOuV/dav 151
±1OoA(7)
50(7)
Dcublss evcrv 1 Q°C
25nV-s/TTz 15)
±15V (5)
±18mA 17)
-25 to +85°C
-55 to +125°C
1.12"L x 1.12"W x
0.4"H
MS-9 $2.00 ea.
$49 | $55 |
) Unity gain inverting with
- S3.00ea.
MODEL
AM-103
, A , B |
-, '- " C
±15V(5)
±18V 171
10.000151
10' 2 n (6)
io12 n (6i
±10V (6)
±20mA (61
±30mA I5I
300 pF
400.000 (5)
45 MHz I5I
37 MHz 15)
6 MHz (1) (51
400V/US. (1) (5)
0.3 us. (1) I5I
0.5 us. I5I
20 ns. (1) I5I
Adj. to 0
4 0 ( 7 1 - 20 171 |
±10uV/% 151
±50uV/dav (51
±10oA 171
50(7)
"curies everv 10°C
25nV -y7 Hz (51
±15V (5)
±18mA (7)
-25 to +85°C
-55 to +125°C
1.12"L x 1.12"W x
0.4"H
MS-9 $2.00ea.
£49 | $55 |
lOOOpF capacitive load
SETTLING TIME
Settling time is one of the most important requirements an amplifier should meet for high speed applications. It is defined as the time that is required,
after a full scale input step is applied, for the output voltage to reach a predetermined percentage of its final value. Settling time contributes a dynamic
error. It characterizes the transient behavior of the amplifier, encompassing slew rate and other important effects. For high speed data system
applications, the output signal should be within a specified error band before it is ready to be further processed. In all applications involving abrupt
changes in gradient, the settling characteristics of an amplifier determine how long the output signal deviates from the true value and should be a
prime consideration for its selection.
Settling time is a complex function of the 'open loop response and slewing rate under operating conditions. For optimum settling characteristics, the
DATEL amplifiers have true 6 dB/octave stabilization determined by a jingle component instead of the usual multielement response shaping which
introduces irregularities in the response curve.
Test circuits for measuring a settling time in both the inverting and non-inverting modes are shown.
to keep the leads short, stray capacitance to a minimum and use a signal source that is a good cl
oscilloscope and plug-in recommended in the test circuit will, in general, give good results on amplif
Many oscilloscopes of other types will introduce errors far in excess of the amplifier errors due to the over!
by this method of measurement.
;cyits are self explanatory but it is wise
jth minimum averations. The
!ff!rn§ iirE<gp*i1 microsecond or less.
o wniorothey are subjected
SETTLING TIME TEST
CIRCUIT FOR
INVERTING
AMPLIFIERS
SETTING TIME TEST
CIRCUIT FOR
NON-INVERTING
AMPLIFIERS
fl, -R; • IK RNGOO
Rj- Rj - 7KRNSQO
C, • 2OpFd
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FEATURES
D Small Size 1.5" x 4.5" x 5.0"
D Complete . Simply Apply D.C. Power
D Two Modes
of Operation . . Random or Sequential
D High Input Impedance ... 100M ohm
D Low Power
Consumption Less than 7 Wans
D Fast Throughput Rate Up to 100 KHz.
D High Resolution Up to 12 Binary Bits
D Variety of
Output Formats Binary or BCD
TYPICAL APPLICATIONS
D Air Pollution Data Gathering and
Analysis
D Automatic Testing of Components
D Meteorological Data Gathering
D Biomedical Data Gathering and
Monitoring
D Geophysical Testing
D Chemical Process Analysis and Con-
trol
D Telemetry Data Reduction
D Oceanographic Data Logging
NEW CATALOG
A/D-D/A CONVERTERS
A comprehensive 12 page catalog de-
scribes in detail a new line of ultra-
miniature A/D and D/A converters
and accessories.
Write or call for immediate receipt of
this catalog.
\^jt SYSTEMS. INC.
A/D
D/A
CONVERTERS
DAS-16 Applications handbook
available upon request
I !
SERIES
FIRST SYSTEM M A MODULE PRICED FROM $395. EA.
GENERAL DESCRIPTION
Datel Systems proudly announces a new approach to the Data Acquisition
System, a "Complete Data Acquisition module", occupying only 34 cubic inches
and weighing less than 18 oz. Through the use of MOS and Monolithic circuits
and unique packaging techniques, Datel has significantly reduced the size
over competitive systems, at the same time reducing cost.
System DAS • 16 was designed primarily to interface directly with most
mini-computers available on the market today. For real time data logging,
System DAS - 16 can be interfaced to printers, paper tape punches, solid state or
core memory and magnetic tape recorders.
DAS-16 contains an eight or sixteen channel Multiplexer, Sample & Hold
amplifier Analog to Digital converter. System Sequencer which includes all
necessary control and interface logic and a solid state readout, displaying
multiplexer address and the analog to digital output value.
Random and Sequential addressing is employed to enhance system flexibility.
Mode selection is determined by external control signals. Individual channels
may be sampled at rates consistent with their particular bandwidth.
DAS-16 is available with input ranges of Oto+5V, 0 to+10V, ± 5V, or ± 10V at
an input impedance of 100 megohms. Overall accuracy is ± 0.05% with a
temperature coefficient of ± 40 ppm/°C. DAS - 16 will operate over an operating
temperature range of 0° to +70 C. Gain and offset adjustments are provided,
however long term stability is excellent, so it will seldom be necessary to
readjust the external gain and offset trims once the initial adjustments are made.
Output coding can be Binary or BCD with word lengths of 8, 10, 12 Binary bits
or 3 digit BCD. System throughput rates are available up to 100 KHz (8 Binary
bits), 60 KHz (10 Binary bits), and 50 KHz (12 Binary bits).
Input control lines consist of "Device Select" (1 line), "Random or Sequential"
(1 line), "Channel Address" (4 lines), "Convert Command" (1 line), "Reset" (1
line), and "Strobe" (1 line). The "Device Select" signal inhibits all input
commands, therefore, allowing the system to be multiplexed with other
peripherals tied into the computer.The"Strobe"input is used to "lock" in all of
the commands that are "True" on the inputs during strobe time, therefore, it is
not necessary to hold the commands except during strobe time. All control
inputs are buffered and present one TTL input load. All inputs are "negative
true", consistent with transfer gated computer output. All data outputs are
"True" when the "Busy output" is False, i.e., not digitizing.
WHO WILL USE DAS- 16
The tremendous expansion in the data acquisition market has been mainly
brought about by the advent of the "mini-computer".
Anyone in the data processing, data analysis, data utilization, research,
measurement, and control business, needs or will soon need DAS-16.
Applications include measuring, studying, and generating data in analog form.
This includes variables like pressure, temperature, force, position, velocity, and
voltage that are continuous.
An engineer wants to utilize DAS-16 for converting analog data to digital codes
for three reasons:
1.) He wants to do some computer analysis, and computers require
numerical form such as binary digital codes for input.
2.) He wants to do some telemetering or transmission of the data.
3.) He wants to store multi-channel data for a long period without
degrading it, and the output of DAS - 16 can be stored in cores, tape
memories or most other storage media.
Sooner or later most every data processor is going to want to convert
multi-channel analog data to digital. DAS - 16 has tremendous appeal, since it is
low cost, small size and easily adaptable to peripheral devices.
MODES OF OPERATION
The input analog signals may be multiplexed for digitizing in a sequential or random manner. Mode selection is determined
by control signals and by hard - w4re jumpers (sequential mode for channel short cycle).
Sequential Mode
In the "Sequential Mode", analog multiplexing is controlled
by an internal binary counter. When the "Busy" signal of
the analog to- digital converter goes false the sequential
counter is advanced to the next channel. A 5 psec delay is
necessary before converting, this allows for Multiplexer and
Sample/Hold settling time. The last channel to be se-
quenced is determined by hard wiring, the short cycle
inputs to the sequencer counter outputs. If the full 16
channels are to be utilized the short cycle feature need not
be used.
Random Mode
In the "Random Mode" any of the 16 channels may be
addressed in any order.
When the "Device Select" signal is true and a "Strobe" is
generated with the appropriate binary code on the channel
address inputs, a channel will be selected. As in the case in
Sequential mode, a delay of 5 jusec is necessary before
giving a "Convert" command. This is to allow for settling
time of the Multiplexer and Sample/Hold. When the Busy
signal goes to False a new channel may be selected.
GLASS EPOXY P.C. BOARDS
ANALOG/DIGITAL CONVERTER MODULE
12 BINARY BITS
SAMPLE/HOLD MODULE
(WITHIN)
MULTIPLEXER SEQUENCER
AND
SYSTEM PROGRAMMER
LOGIC MODULE
(WITHIN)
DATA ACQUISITION SYSTEM
MODEL DAS-N-L12B2D4B
TYPICAL SYSTEM CONFIGURATION
I RANDOM ADDRESS INPUT
TWISTED PAIR
Dcoocod
TWISTED PAIR
Doooood
Z RANDOM ADDRESS INPUT
4 RANDOM ADDRESS INPUT
8 RANDOM ADDRESS INPUT
RESET
' r
CONVERT
RANDOM /SEQUENTIAL
DIGITAL
OUTPUT
DAS-16
DATA ACQUISITION
SYSTEM
CH 16
BUSY
(E.O.C.)
TRANSFER
GATE
(OPEN
COLLECTOR)
INTERUPT
LOGIC
(IF REQUIRED)
I i 6 INPUT STROBE
.OUTPUT STROBE
DEVICE
SELECT
DEVICE SELECT
DIGITAL
COMPUTER
I/O
BUSS
ADDRESS
BUSS
INTERUPT
LINE
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1 COMPATIBLE)
NUMBER OF
ANALOG INPUTS
! AVAILABLE
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I CHANNEL INPUT
IMPEDANCE
j "ON" CONDITION
i CHANNEL INPUT
IMPEDANCE
FF" CONDITION
."CHANNEL INPUT
| ACQUISITION TIME
i SYSTEM'
| APERTURE TIME
i SYSTEM
! ACCURACY
j LINEARITY
I SYSTEM
THROUGHPUT
RATE
TEMPERATURE
COEFFICIENT
! SYSTEM
CONTROL INPUTS
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SYSTEM
DIGITAL OUTPUTS
SYSTEM
OUTPUT DISPLAY
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STORAGE
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CONTROL
INPUTS
DAS-16-L10B
10 Binary Bits
8(16opt.)
100 Megohms
100 Megohms
5 Msec to
±0.025%
50 nsec
±0.05% o FS
±1/2 LSB
50KHz 120 Msec)
±40 ppnn/°C
Random Address 1
Sequential Input.
Device Select.
Convert,
Reset,
Strobe.
Up to 12 Parallel L
Serial Output.
End of Conversion
Multiplexer Short C
:rame Sync.
Upto-12 LIGHT
EMITTING
Diodes for
•A/D" Output.
Up to 4 LIGHT
EMITTING
)iodes for
Channel Address.
0° to »70°C
-55°C to ^ 85°C
100 Megohms
100 Megohms
5 Msec to
±0.025%
50risec
±0.05% of FS
±1/2 LSB
30KHz (33 Msec
±40 ppm/°C
iput.
nes.
ycle.
0° to »70°C
-55°C to *85°C
» 5V DC S> 800 ma
tlSVDC® 130 mn
-15VDC@ 70ma (1)
1.5"Wx 4.5"L x S
DAS-16-L12B DAS-16-L8D
12 Binary Bits 2 Digits BCD
8116 opt.) 8116 opt.)
+5V.+10V
±5V, ±10V
Same on All Model
100 Megohms
100 Megohms
5 Msec to
±0.025%
50 nsec
±0.05% of FS
±1/2 LSB
25KHz (40 Msec)
±•.0 ppm/'C
SAME ON ALL
SAME ON ALL
SAME ON ALL
0° to *70°C
-55°C to »85°C
SAME ON ALL (u
SAME ON ALL IV
MULTIPLEXER
It contains 16 MOS-FET switches with associated driver circuits,
each having a current limiter pull-up FET to provide minimum '
propagation delay, also, included is all the necessary decoding logic i
for channel selection.
SAMPLE AND HOLD
Basic elements area high input impedance non-inverting amplifier, a
sample and hold FET switch/holding capacitor and a high gain
I output amplifier.
I ANALOG TO DIGITAL CONVERTER
c
| The A/D contains a programmer/output register, a precision D/A
" Converter, high-speed voltage comparator and an operational tern- !
„ perature compensated voltage reference source. A modified succes-
sive approximation technique is employed which allows for encod-
ing speeds of 750 nsec/bit.
SYSTEM PROGRAMMER
SYNC
It contains a sequential and random addressable register or counter,
interface logic for strobing random or sequential operation, and all
necessary logic to be addressed by the output of a mini-computer.
DISPLAY
Both input channels and A/D output value are displayed by sixteen
gallium phosphide red light-emitting diodes.
DAS-16-L12D
3 Digits BCD
8(16opt.l
s
100 Megohms
100 Megohms
5 ^isec to
±0.025%
50 nsec
±0.05% of FS
± 1/2 LSB
50KHz (20 psec)
±40 ppm/°C
100 Megohms
100 Megohms
5 Msec to
±0.025%
50 nsec
±0.05% of FS
± 1/2 LSB
25KHz (40 Msec)
±40 ppm/°C
0° to +70°C
-55°C to +85°C
0°to »70°C
-55°C to »85°C
DAS-16-M8B
8 Binary Bits
8l16opt.)
DAS-16-M108
10 Binary Bits
8(16 opt.)
DAS-16-M12B
12 Binary Bits
8O6opt.)
OAS-16-M8D
2 Digits BCD
8(16opt.l
DAS-16-M12D •
3 Digits BCD j
8116 opt I
*5V, + 10V :
Same on All Models
100 Megohms
100 Megohms
5 Msec to
.±0.025%
50 nsec
±0.025% of FS
±1/2 LSB
100KHz HOMsecl
±40 ppm/°C
Random Address In
Sequential Input.
Device Select.
Convert,
Reset,
Strobe.
Up to 12 Parallel Li
Serial Output
End of Conversion.
Multiplexer Short C
Frame Sync.
Up to 12 LIGHT
EMITTING
Diodes for
"A/D" Output.
Up to 4 LIGHT
EMITTING
Diodes for
Channel Address.
0° to t70°C
-55°C to 485°C
* 5VDC@>800ma
»15VDC@ 130 ma
-15VDCS1 70 ma
1.5"W» 4.5"L x 5.C
100 Megohms
100 Megohms
5 Msec to
±0.025%
50 nsec
±0.025% of FS
±1/2 LSB
60KHz (16.6Msec
±40 ppm/°C
out.
nes.
vcle.
0°to+70°C
-5S°C to +85°C
1)
100 Megohms
100 Megohms
5 Msec to
±0.025%
50 nsec
±0.025% of FS
±1/2 LSB
50KHz (20 Msec
±40 ppm/°C
SAME ON ALL IV
SAME ON ALL fv
SAME ON ALL 1
0'' ;o + 70°C
-55"C to +85°C
SAME ON ALL f.
SAME ON ALL
100 Megohms
100 Megohms
5 Msec to
±0.025%
50 nsec
±0.025% of FS
±1/2 LSB
100KHz OOMsecl
±40 ppm/°C
100 Megohms
100 Megohms
5 Msec to
±0.025%
50 nsec
±0.025% of FS
± 1/2 LSB
50KHz (20 Msec)
±40 ppm/°C
i
0° to «70°C
-55°Cto+85°C
0° to +70°C
-55°C to +85=C
NOTE: 11) -20VDC <9 16 ma FOR ±10V INPUT VOLTAGE RANGE
Analog Input
Range
OUTPUT CODING (± iov. FS)
FOR + 9 "5
+- 8 750
DAS- 16 SERIES + 7;50o
+ 5.000
0.000
- 5.000
- 7.500
- 8.750
- 9.995
-10.000
Offset Binary
111111111111
111100000000
111000000000
110000000000
100000000000
010000000000
001000000000
000100000000
000000000001
000000000000
2's Complement
011111111111
011100000000
011000000000
010000000000
000000000000
110000000000
101000000000
100100000000
100000000001
100000000000
Analog Input
Range
(0 to +10V. FS)
+ 9.9975
• + 8.7500
+ 7.5000
+ 5.0000
+ 2.5000
- + 1.2500
0.0000
Straight Binary
111111111111
111000000000
110000000000
100000000000
010000000000
001000000000
000000000000
Analog Input
Range
(0 to +10V, FS)
+ 9.990
+ 8.750
+ 7.500
+ 5.000
+ 2.500
+ 1.250
0.000
BCD
(8-4-2-1) ,
100110011001
100001110101
011101010000
010100000000
001001010000
000100100101
000000000000
I
MECHANICAL LAYOUT
FOR DAS -16 SERIES
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INPUT/OUTPUT CONNECTIONS
JT\ i
PIN
1
2
3
4
5
6
T
R
9
FUNCTION Jl
CH 16 LO ANALOG INPUT
CH 15 LO ANALOG INPUT
CH 14 LO ANALOG INPUT
CH 13 LO ANALOG INPUT
CH 12 LO ANALOG INPUT
CH II LO ANALOG INPUT
CH 10 LO ANALOG INPUT
CH 9 LO ANALOG INPUT
A U X . LO ANALOG INPUT
FUNCTION J2
8 SEQUENCER OUTPUT
4 SEQUENCER OUTPUT
2 SEQUENCER OUTPUT
NO" CONNECTION
NO CONNECTION
NO CONNECTION
N'O CONNECTION
CONVERT
BLACK ANODIZED ENCLOSURE (OPTIONAL!
/ 'GAIN
' OFFSET
#
10 O
9O
°0
:8
&
.8,
[°'So*
JO"
lOo
sP N.
SOLID
OISPLA
IOPTI
4.
V
50
\ .,25
STATE
<f LAMPS
ONAL)
!
Q.
b
5 0
-fr
L
eta
OEB
69
OS
as
sta
CZ3
BK
saa
an
n
cam
CKS
^
NSTALLATION DIMENSIONS
<
4.
^-^
>00
*-.300
MATING CONNECTORS
VIKING " 2VK220/I-3 OR
CINCH * 50 44 A 30
(2 REQ)
e
10
II
12
13
14
15
16
17
18
19
20
21
22
A
B
C
D
E
K
H
J
K
L
M
N
P
R
S
T
U
V
w
X
Y
z
RANDOM / SEQUENTIAL
RESET
4 RANDOM ADDRESS INPUT
8 RANDOM ADDRESS INPUT
AUX. LO ANALOG INPUT
CH 8 LO ANALOG INPUT
CH 7 LO ANALOG INPUT
CH 6 LO ANALOG INPUT
CH 5 LO ANALOG INPUT
CH 4 LO ANALOG INPUT
CH 3 LO ANALOG INPUT
CH 2 LO ANALOG INPUT
CH 1 LO A N A L O G INPUT
CH 16 HI ANALOG INPUT
CH 15 HI ANALOG INPUT
CH 14 HI ANALOG INPUT
CH 13 HI ANALOG INPUT
CH 12. HI ANALOG INPUT
CH II HI ANALOG INPUT
CH 10 HI ANALOG INPUT
CH 9 HI ANALOG INPUT
AUX. LO ANALOG INPUT
DEVICE SELECT
STROBE
2 RANDOM ADDRESS INPUT
1 RANDOM ADDRESS INPUT
AUX. LO ANALOG INPUT
CH 6 HI ANALOG INPUT
CH 7 HI ANALOG INPUT
CH 6 HI ANALOG INPUT
CH 5 HI ANALOG INPUT
CH 4 HI ANALOG INPUT
CH 3 HI ANALOG INPUT
CH 2 HI ANALOG INPUT
CH 1 HI ANALOG INPUT
1 SEQUENCER OUTPUT
NO CONNECTION
NO CONNECTION
NO CONNECTION
-I5VDC (S8H)
FRAME SYNC
1 SEQUENCER OUTPUT
2 SEQUENCER OUTPUT
4 SEQUENCER OUTPUT
8 SEQUENCER OUTPUT
1 SHORT CYCLE INPUT
2 SHORT CYCLE INPUT
4 SHORT CYCLE INPUT
8 SHORT CYCLE INPUT
12 DIGITAL OUTPUT (LSB)
II DIGITAL OUTPUT
10 DIGITAL OUTPUT
9 DIGITAL OUTPUT
8 DIGITAL OUTPUT
7 DIGITAL OUTPUT
6 DIGITAL OUTPUT
5 DIGITAL OUTPUT
4 DIGITAL OUTPUT
3 DIGITAL OUTPUT
2 DIGITAL OUTPUT
1 DIGITAL OUTPUT (MSB)
SERIAL OUTPUT
BUSY
-I5VDC OR -22VOC
ADC INPUT (TEST POINT)
-t-ISVOC
- I5VOC
GROUND
GROUND
+ 5VDC
+ 5VDC
PRICE LIST
Model Price
DAS- 16- LSB - $395.
DAS-16-L10B - $449.
DAS-16-L12B - $595.
DAS-16-L8D - $395.
nA^.lfi 1 17D •WQ^
-NDAS-16-M8B $495.
nACiRMinR ^AQ
DAS-16-M12B - $695.
HA^-lfi Mfin <£4QCi
DAS-16-M12D — $695.
( 1 ) Eight input channels standard, for
an additional eight add Si 00 to List Price.
(21 Add $195. fot optional Black Anodued
Aluminum Enclosure and Solid State
ORDERING INFORMATION
DAS-I6-M
Or
DAS-I6-L
T T T TT1ii i
NUMBER OF BITS AND CODING ,NPUT CHANNELS F.S. ANALOG INPUT 1^^ "^? Ol'sPLATL^Ps"050"6
88 = B BINARY BITS 1 = 8CHANNELS A - O V T O « 5 V A = WITH
10B= 10 BINARY BITS 1 =16 CHANNELS B - O V T O M O V B = WITHOUT
IIPTI f>niM«Rvnm . , - C= iSV " " ""'
6D-2DIGIT BCOI8-4.2.1I D=HOV
OUTPUT FORMAT
1 = STRAIGHT BINARY IUNIPOLAR INPUTI
2 = BCD (UNIPOLAR INPUTI
3 = OFFSET BINARY (BIPOLAR INPUT)
4 = 2'l COMPLEMENT (BIPOLAR INPUT)
SYSTEMS, INC.
1020 TURNPIKE STREET, CANTON, MASS. 02021 TEL. (617) 828-6395 TWX: 710-348-0135
BULLETIN 1511571 10K
HARRIS
ULI SEMICONDUCTOR
A DIVISION OF HARRIS-INieRTYPC CORPORA!ION
1-245/545 Triple Line Transmitter
HD-246/546/249/549 Triple Line Receivers
&4o Triple Party Line Receiver
^
^a^n^g^ -^^ ssw^T^^
FEATURES:
ii£iSi2££lS5i£2
G CURRENT MODE OPERATION
© HIGHSPEED: 15MHz WITH 50FT. CABLE;
2MHz WITH 1.000FT. CABLE
0 HIGH NOISE IMMUNITY
0 LOW EMI GENERATION
0 LOW POWER DISSIPATION
© HIGH COMMON MODE REJECTION
© TRANSMITTER AND RECEIVER PARTY LINE CAPABILITY
©"TOLERATES -2.0V TO +20.0V GROUND DIFFERENTIAL
(Transmitter with respect to receiver)
© TRANSMITTER INPUT/RECEIVER OUTPUT TTL/DTL
COMPATIBLE
GENERAL DESCRIPTION PACKAGES
Each transmitter-receiver combination provides a digital inter-
face between systems linked by 100 Q twisted pair, shielded
cable. Each device contains three circuits fabricated within a
single monolithic chip. Data rates greater than 15MHz are
possible depending on transmission line loss characteristics and
length.
The transmitter employs constant current witching which pro-
vides high noise immunity along with higii speeds, low power
dissipation, low EMI generation and the ability to drive high
capacitance loads. In addition, the transmitters can be turned
"off", allowing several transmitters to time-siiare a single line.
Receiver input/output differences are shown in the following
table:
DUAL INLINE
All DIMENSIONS II.' INCHES
HD-24G/546
HD-248/548
HD-249/549
INPUT
100ft
HI-Z
100ft
OUTPUT
OPEN COLLECTOR
6K PULL-UP RES.
6K PULL-UP RES.
.100±.OIO
The internal 100 SI cable termination consists of 50 $7 from each
input to ground.
HD-248/548 "party line" receivers have a high-Z input such that
as many as ten of these receivers can be used on a single trans-
mission line.
Each transmitter input and receiver output can be connected to
TTL and DTL systems. When used with shielded transmission
line, the transmitter-receiver system has very high immunity to
capacitive and magnetic noise coupling from adjacent con-
ductors. The system can tolerate ground differentials of -2.0 V
to +20. 0V (transmitter with respect to receiver).
•j
.100 MIN.
NO1E : Pin 1 identified by notch end/or
dot* in ih*<kdare>.
TO-86 FLAT-PAK
1. SPECIFICATIONS HD-24G/546;HD-24S/548;f!D-249/549 RECEIVERS 0
jj ABSOLUTE MAXIMUM RATINGS
i) Input Voltage Range -I.OVto+l.OV
Output Voltage Range -0.5V to +6.0V
i Vcc Range -0.5Vto+8.0V
( VEE Range -8.0Vto+0.5V
I ELECTRICAL CHARACTERISTICS
3 HD-246/ 248/249
'i -55°Cto<12b°C
± PARAMETER SYM.
|
\
:>
^
1
t?
I NOTES: 1.
I 2.
D
A
E
1
INPUT RESISTANCE
(HO-246/546
& HD-249/549
PULL-UP RESISTOR
(HO-248/548
& HD-249/549)
OUTPUT
VOLTAGE (HIGH)
OUTPUT
VOLTAGE (LOW)
OUTPUT
VOLTAGE (LOW)
(INPUT SHORTCinCUIT)
HO-246/546
POWER SUPPLY
CURRENT (TOTAL)
H O - 2 4 8 / 5 4 8 &
HD-249/549
PROPAGATION DELAY
C
TEST CIRCUIT 2
PAGE 4
+ ) I|M = 1.5mA; (—1 In
•xt. 50fi Res. or 0.-75m
+ ) Input = open; (— ) l|
\x t . 50 fi Res. or.YJ.-75m
"IN
VOH
VOL
wVOLSC
'cc
'EE
'cc
'EE
ice
'cc
'EE
put = of
N = 1.5i
TEMP.
+ 25°C
Full
+ 25°C
Full
«25°C
Full
Full
+25°C
+25°C
Full
+ 250C
Full
>en (For
TlA. (Fc
WIN.
40
39
4.2
4.1
2.6
2.5
HD-2'
r HD-:
I BLOCK DIAGRAM
\ (-) INPUT J_
I (+) INPUT _2_
1 (R1) OUTPUT 3
( (-) INPUT _4_
* .(+) INPUT _5_
3 (R2) OUTPUT G
* . GND_7_
\
jRjx*
JRJ>
J III vcc
| 13 VCC
12 VEE
R1 &R2
R3
R1 &R2
V1_V E E R3
10 OUTPUT R3
&^vnoi jj
_ INPUK+)
_ INPUT (-)
TYP.
47
6
0.4
3.3
5.1
3.9
5.1
6.3
5.1
3.9
5.1
18
25
18/548
248/54!
MAX
61
68
7.8
8.6
0.45
0.45
4.8
6.0
6.6
6.0
7.8
6.0
6.6
6.0
30
30
30
30
3;
Input Current ±25mA
Output Current +50mA
Storage Temperature -65°C to+150°C
H0.546 ; 546 / 549 TEST CONfJITIONS
o 0 c to+75°c VEE - -sv
MIN.
35
33
4.0
3.9
2.6
2.5
3.
4.
5.
TYP.
47
6
0.4
3.3
5.1
3.9
5.1
6.3
5.1
3.9
5.1
18
25
Both
that 5
(+) n
<+> '1C
MAX.
C5
70
8.1
8.6
0.45
0.45
5.7
6.3
7.5
6.3
8.7
6.3
7.5
6.3
30
30
30
30
nputs
Onter
put = c
j = 3rr
UNITS
Ohms
K
Ohms
V
V
V
mA
mA
mA
mA
ns
ns
horted
minatio
pen; (-
A; (-)
vcc
4.6
4.5
5.0
5.0
5.0
6.0
5.0
5.0
5.0
to G
n res
npu
NOTES . (
Note 1
Ext.GK Rss. Foe
HD-246/546
Note 2
10mA For
HD-246/546
Note 3
IQL = 3.2mA
Note 4
Not! 5
Hott*
Mole 5
nd; or both inputs open such
storsare in the circuit.
j -- 3mA.
t = open.
SCHEMATIC
« INPUT .
2 T
oi
GNO.
1
6K
i-AVv —
)n s i.i< •
NOTES:
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| APPLICATIONS
TYPICAL APPLICATION +5v
O
ENABLE
HD-245/54S sdould be driven by open-collector gates,
(totem-pole output mav cause slight reduction in "on" data current)
For morfl detailed information, refer to Harm Semiconductor
application notes 20^ and 207.
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1024 BIT CAPACITY MULTIPLEXED
DYNAMIC SHIFT REGISTERS
SILICON GATE MOS 2500 SERIES
DESCRIPTION
These Signetics 2500 Series 1024-bit multiplexed dynamic
shift registers consist of enhancement mode P-channel MOS
devices integrated on a single monolithic chip. Due to on-
chip multiplexing, the data rate is twice the clock rate.
BIPOLAR COMPATIBILITY'
The data inputs of these registers can be driven directly by
standard bipolar integrated (TTL, DTL, etc.) or by MOS
circuits. The bare drain output stage provides driving capa-
bility for both MOS and bipolar integrated circuits (one
standard TTL load).
FEATURES
« 10 MHz TYPICAL DATA RATE
• THREE CONFIGURATIONS-QUAD 256, DUAL 512,
SINGLE 1024
• LOW POWER DISSIPATION-40 /uW/bit at 1 MHz
DATA RATE
« LOW CLOCK CAPACITANCE-140pF
• TTL, DTL COMPATIBLE
• STANDARD PACKAGES - 8 LEAD TO-99, 8-PIN
AND 16-PIN SILICONS DUAL IN-LINE PACKAGE
• SIGNETICS P-MOS SILICON GATE PROCESS
AND SILICONS PACKAGING TECHNOLOGIES
APPLICATIONS
LOW COST SEQUENTIAL ACCESS MEMORIES
LOW COST BUFFER MEMORIES
CRT REFRESH MEMORIES
DELAY LINE MEMORY REPLACEMENT
PROCESS TECHNOLOGY
Use of low threshold silicon gate technology allows high
speed ( 10 MHz typical ) while reducing power dissipation
and clock input capacitance dramatically as compared to
conventional technologies.
The use of low voltage circuitry minimizes power dissi-
pation and facilitates interfacing with bipolar integrated
circuits.
SILICONE PACKAGING
Low cost silicone DIP packaging is implemented and reli-
ability is assured by the use of Signetics unique silicon gate
MOS process technology. Unlike the standard metal gate
MOS process, the silicon material over the gate oxide passi-
vates the MOS transistors, and the deposited dielectric mate-
rial over the silicon gate-oxide-substrate structure provides
an ion barrier. In addition, Signetics proprietary surface
passivation and silicone packaging techniques result in an
MOS circuit with inherent high reliability and demonstrat-
ing superior moisture resistance, mechanical shock and ionic
contamination barriers.
PIN CONFIGURATIONS (Top View)
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2502B
H»
— ' '* 1. OUT 1 16. IN 4
^J14 2. NC 15. NC
3. IN 1 14. OUT 4
I] « 4. 01 13. NC
5. VCC 12. VDD
— I 6. OUT 2 11.02
— ]„ 7. NC 10. IN 3
8. IN 2 9. OUTS
n.
e
2503V
D"
^
H6
.1*
1. OUT2 8. Vcc
2. IN2 7. 0,
3. <t>2 6. IN,
4. VDD 5. OUT,
'C
C
3C
c
O
2504V
>
D'
D6
D^
1. OUT 8. Vcc
2. £60 7. NC
3. NC 6. 0,
4. VDD 5. IN
/^yK
/ ' 7 \ 1. OUT 1 5. OUT 2
[o 2503TA o) 2- IN 1 6. IN 2
\z ° / 3. 01 7. 02
V 0 o/ 4' VCC 8- VDD
^^^J^x^^
1. NC 5. OUT
2. IN 6. NC
3. 01 7. 02
4. Vcc 8. VDD
PART IDENTIFICATION TABLE
TYPE
2502B
2503TA
2503V
2504TA
2504V
FUNCTION
Quad 256-bit
Dual 512-bit
Dual 512-bit
Single 1024-bit
Single 1024-bit
PACKAGE
16-Pin DIP
TO-99
8-Pin DIP
TO-99
8-Pin DIP
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SILICON GATE MOS 2502, 2503, 2504
MAXIMUM SIGNETICS GUARANTEED RATINGS^)
Operating Ambient Temperature'^'
Storage Temperature
Power Dissipation!2) at TA = 70°C
TAIand V Package
B Package
Data and Clock Input Voltages
and Supply Voltages with
respect to
0 Cto+70 C
-65°Cto+150°C
535mW
640mW
+0.3V to -20V
NOTES:
1. Stresses above those listed under "Maximum Guaranteed Rating"
may cause permanent damage to the device. This is a stress rating
only and functional operation of the device at these or at any
other condition above those indicated in the operational sections
of this specification is not implied.
2. For operating at elevated temperatures the device must be
derated based'on a +150 C maximum junction temperature and
a thermal resistance of 150°C/W (TA and V package)or 1256 C/W
(B'package).,
3. All inputs are protected against static charge.
4. Parameters are valid over operating temperature range unless
specified.
5. All voltage measurements are referenced to ground.
6. Manufacturer reserving the right to make design and process
changes and improvements.
7. Typical values at +25°C and nominal supply voltages.
8. VQ,-- tolerance is ±5%. Any variation in actual VQC will be
tracked directly by V|^. V)H and VQ^ which are stated for
a V of exactly 5 volts. -
POWER DISSIPATION VERSUS DATA RATE
«•*»..
V»--MV
DATA HAT! (MHt)
DC CHARACTERISTICS
TA = 0°C to +70°C; VDD = -5V ±5%; Vcc = +5V(8) unless otherwise noted. (See Notes 4,5,6,7).
SYMBOL
'LI
ILO
'LC
"DD
VIL
VIH
.VIHC
VILC
TEST
Input Load Current
Output Leakage Current
Clock Leakage Current
Power Supply Current
Input "Low" Voltage
Input "High" Voltage
Clock Input "High" Voltage
Clock Input "Low'' Voltage
MIN
3.2
4.0
-10
TYP
10
10
10
15
MAX
500
1000
1000
25
1.05
5.3
5.3
-12
UNIT
nA
nA
nA
mA
V
V
V
V
CONDITIONS
VIN = VCC to VDD- TA = 25°c
VOUT = 0.0V, TA = 25°C
V i i p= —10V TA = 25°C
Outputs at logic "0", 4 MHz data
rate,01 = 02 = 85ns continuous
operation, V||_Q = —12V
TA = 25°C
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SILICON GATE MOS 2502. 2503. 2504
AC CHARACTERISTICS
TA = 25°C, VDD = -5V ±5%; Vcc = +5V (8) ; V,LC = -11V, (See notes 4, 5, 6, 7).
SYMBOL
Frequency
Frequency
0pw
0d
V <f
V,
'DO
V
CIN
COUT
C0
VOL
VOH1
VOH2
TEST
Clock Rep Rate
Data Rep Rate
Clock Pulse Width
Clock Pulse Delay
Clock Pulse Transition
Data Write Time (Setup)
Data in Overlap
Data Out
Input Capacitance
Output Capacitance
Clock Capacitance
Output "Low" Voltage
Output "High" Voltage
Driving MOS
Output "High" Voltage
Driving TTL
MIN
0.0005
0.001
85
10
10
50
10
2.5
2.5
130
3.6
.3.0
TYP
-0.3
4.0
3.5
MAX
4
8
1000
• 90
5
5
150
UNIT
MHz
MHz
ns
ns
ns
ns
ns
ns
pF
pF
PF
V
V
V
CONDITIONS
@ 1 MHz 25 mV p-p
@ 1 MHz 25 mV p-p
@ 1 MHz 25 mV p-p
RL=3k, depends on RL and TTL Gate
RL=5.6k
RL = 3k
MULTIPLEXED 4-BIT MOS SHIFT REGISTER
Figure 1
Figure 1 is a simplified illustration of the timing of a 4-bit multiplexed register showing input output relationships with
respect to the clock. If data enters the register at 01 time, it exits at 01 time, (beginning on 01 's negative going edge and
ending on the succeeding 02's negative going edge).
CONDITIONS OF TEST
Input rise and fall times: 10nsec. Output load is 1 TTL gate.
APPLICATIONS INFORMATION
TIMING DIAGRAM
(r--- --//-
" tw and tDO same for 0 2
••N=,256 for 2502, N = 512 for
2503, N = 1024 for 2504
DTL/TTL/MOS INTERFACES
4 - 1M *IT ftCOlSTER
NOTE: When interfacing MOS to MOS output resistors should be 4.7K min
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SILICON GATE MOS 2502, 2503; 2504
POWER DISSIPATION/BIT
VERSUS SUPPLY VOLTAGE
? B 9 10 \\ 12
IVcc-vQQl tVOLTSI
POWER DISSIPATION/BIT
VERSUS TEMPERATURE
0 1 0 2 0 9 0 4 0 5 0 6 0 7 1 )
TEMPERATURE (*C)
CLOCK AMPLITUDE V,j,
VERSUS MAXIMUM DATA RATE
POWER DISSIPATION/BIT
VERSUS CLOCK AMPLITUDE
» 10 12 14 16 18 20 33
CLOCK AMPLITUDE (VOLTS p-(,l
MAXIMUM ALLOWABLE POWER DISSIPATION
VERSUS AMBIENT TEMPERATURE
s '
O 600
10 20 30 40 50 60 70
TEMPERATURE I'd
MINIMUM OPERATING DATA RATE
VERSUS TEMPERATURE
13 14 15 16 17 19 0 10 20 X 40 SO 00 70
CLOCK AMPLI7UOE IVOLTSp-pt . TEMPERATURE t'CI
NOTE:
Conditions forTypical Curves; VQC =
 +5V,V(-,Q= -5V,01PW and02Pv/
=85ns, V(J=-11V, TA=25 C, f ""less otherwise noted.
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SILICON GATE MOS 2502, 2503, 2504
APPLICATIONS (Cont'd)
WRITE/RECIRCULATE LOGIC
CUM O
• CCI.CUW7.
O OUT 4
CIRCUIT SCHEMATIC
NOTES:
1. N = 1024 on 2504
2. N = 512 on 2503 schematic for second register same as above.
3. N =• 256 on 2502 schematic for second, third and fourth registers same as above.
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SILICON GATE MOS 2502, 2503, 2504
PACKAGE INFORMATION
B PACKAGE
NOTES:
1. LEAD/MATERIAL: ALLOY 4*20R EQUIVALENT.
2. BODY MATERIAL: SILICONS MOLDED.
[T] TOLERANCES NON CUMULATIVE.
[4J SIGNETICS SYMBOL DENOTES LEAD NO. 1.
[£J LEAD SPACING SMALL BE MEASURED WITHIN THIS ZONE.
6. BODY DIMENSIONS DO NOT INCLUDE MOLDING FLASH.
7. THERMAL RESISTANCE: H Ja = .16 C/mW, <-> Jc - .08;C/mW.
8. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS. (MILLIMETERS)
T PACKAGE
r
- .315 llOOi "»*•
"1
-!«• UHFH™
NOTES:
1. LEAD MATERIAL: KOVAR OR EQUIVALENT. GOLD PLATED.
2. BODY MATERIAL: EYELET. KOVAR OR EQUIVALENT. GOLD PLATED. GLASS BODY.
3. LIDMATERIAL: NICKEL. WELD SEAL.
4. THERMAL RESISTANCE FROM JUNCTION TO CASE.'-« Ja * .160 C/mW, i-» Jc • .025 C/mW,
5. ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS. IMILLIMETERSI
V PACKAGE
rL1
A A i"i
EH
(
.375 <9531
*~~.365~(9.?7")
DJULa
t
.2621
.2*51
t
JSSll^
NOTES:
1. LEAD MATERIAL: ALLOY 42 OR EQUIVALENT.
2. BODY MATERIAL: SILICONS MOLDED.
[HI TOLERANCES NON CUMULATIVE.
[Sp SIGNETICS SYMBOL DENOTES LEAD NO. 1.
[£] LEAD SPACING SHALL BE MEASURED WITHIN THIS ZONE.
6. BODY DIMENSIONS DO NOT INCLUDE MOLO'NG FLASH.
THERMAL RESISTANCE: i-' Ja = .16 C/mW. (•» Jc • .08 C/mW.
ALL DIMENSIONS SHOWN IN PARENTHESES ARE METRIC EQUIVALENTS. (MILLIMETERS)
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514 S. RIVER STREET. HACKENSACK. N. J. 07601
Phone: (201) 343-6294 TWX: (710) 990-5023
UNIVERSAL
POWER SUPPLIES
.The UNI Series VARI-rated power supply modules may be
operated at any range of DC output voltages and cur-
rents, so the nine units replace literally thousands of more
expensive, narrow-range power supplies. Collectively, the out-
puts of the UNI Series cover currents from O'to 34 amperes
and voltages from 0 to 34 volts. All units are UL approved.
These power supplies are compact, rugged, mount on any
of three sides, and meet Mil Spec environment requirements.
They are short-circuit proof, designed for efficient operation
up to 71°C without external cooling, carry a 5-year Warranty,
and are significantly less expensive than narrow-range units.
THE UNIQUE UNI CONCEPT
The key to the versatility of PMC's UNI Series is an excep-
tional design concept pioneered by POWER/MATE CORP. It
allows any UNI power supply to be set for a range of DC
outputs. This adjustable feature simplifies the customer's
inventory situation, and it makes possible POWER/MATE'S
Same-Day-Shipment policy for UNI power supplies.
SPECIFICATIONS
INPUT: 105-125V, 47-420 CPS.
OUTPUT VOLTAGE: 0-30 volts for all units except Uni-76
(0-34V); Uni-88 (0-34V); and UniTwin 164 (0-25V dual output).
OUTPUT VOLTAGE RANGE: Set in overlapping ranges by
means of internal quick disconnect taps.
OUTPUT CURRENT: See chart on following page.
REGULATION: Uni-76 and Uni-88 better than ±0.005%
+ 1MV for line and load. All other units better than ±0.01%
+ 1MV for line and load.
RIPPLE: Less than 250 microvolts.
RESPONSE TIME: Less than 20 microseconds.
TEMPERATURE COEFFICIENT: Better than 0.01%/°C.
LONG TERM STABILITY: Better than 0.025% for 8 hours.
OVERLOAD & SHORT CIRCUIT PROTECTION: Solid state
short circuit and overload protected. Instantaneous recovery,
and automatic reset. Unit cannot be damaged by prolonged
short circuits or overloads.
POLARITY: May be either positive, negative or floating up to
300 volts.
AMBIENT OPERATING TEMPERATURE: Continuous duty
from -20°C to +71°C ambient.
STORAGE TEMPERATURE: -55°C to +85°C.
OUTPUT CURRENT vs. TEMPERATURE: Unit is rated for full
current output at temperatures between —20°C and +45°C
and is linearly derated from +45°C to 70% of the full output
at +71°C.
REMOTE-LOCAL SENSING: Provision is included to permit
remote sensing of the output voltage directly at the load for
improved over-all regulation. Unit may be connected for local
sensing if desired.
REMOTE-LOCAL VOLTAGE ADJUST: Output voltage may be
remotely adjusted, or internally adjusted with coarse and fine
controls. Both are accessible through holes in the terminal
end of the supply.
MECHANICAL DATA
UNI power supplies may be mounted,on any of three surfaces.
They will function when mounted in any position.
10-32 screws and studs are supplied for mounting each power
supply. For detail dimensions see page 10.
SVz-inch and 5Vi-inch rack mounting assemblies are available,
along with other accessories. See pages 19-22.
SAME-DAY-SHIPMENT
You can be sure that POWER/MATE CORP. will
ship any of its UNI series power supplies to you
the same day that your order arrives in our offices.
UL APPROVED
POWER/MATE'S power supplies are listed as a
recognized component in Underwriter Labora-
tory's recognized component index. (UL 478-1967).
5-YEAR WARRANTY
To express our confidence in the skill and care
. with which our power supplies are designed and
Warranty/ built — confidence based on an impressive
100,000 hour MTBF —we offer the POWER/MATE
5-Year Warranty.
Pioneers of the UNI concept in power supplies
514 S. RIVER STREET. HACKENSACK, N. J. 07601
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UNIVERSAL
POWER SUPPLIES
OUTPUT VOLTAGE vs. OUTPUT CURRENT FOR
VARI-RATED UNI SERIES
Model
UNI-76
UNI-88
UNI-30C
UNI-30D
UNI-30E
UNI-30F
UNI-30G
UNI-30H
3
4
6
12
15
24
34
5
4
. 6
12
15
22
32
6
4
6
11
15
21
31
8
4
5.6
10.5
14.2
20
29
10
4
5.2
9.5
12.8
18
25
12
3.75
5.0
9.3
12.0
17
23
VOLTAGE
14 15 16 18
0.5 amps throughout range
1.5 amps throughout range
3.6 3.5 3.4 3.25
4.7 4.5 4.3 4.2
8.5 8.0 7.7 7.5
11.5 10.0 10.0 9.9
16.5 16.0 15.5 15
22 21 20 19
20
3.0
4.1
7.0
9.4
14
17
22
2.9
3.7
6.5
8.9
13.5
16.5
24
2.75
3.5
6.0
8.7
13
16
26
2.5
3.4
5.7
8.5
12.5
15.5
28
2.5
3.3
5.5
8.0
12
15
30
2.1
3.1
5.2
7.6
11.5
14.3
A
M
P
E
R
E
S
• I
0-34 volts, 0.5 amp over en-
tire voltage range. Regulation: Better than
±0.005% +1 Mv for line and load.
3K,"W X 3%"H X 5Vs"D
Weight: Net 3% Ibs.,
Shipping 4% Ibs.
0-34 volts, 1.5 amps over en-
tire range. Regulation: Better than ±0.005%
+ 1 Mv for line and load.
3K."W x 3%"H x 6%"D
WEIGHT: Net 5V4 Ibs.,
Shipping 6% Ibs.
100
DUAL OUTPUT
0-25 volts, 0.75 amps
over entire voltage range. Regulation: Better
than ±0.005% +1 Mv for line and load.
3X."W x 4X«"H x 6%"D
WEIGHT: Net 5% Ibs.,
Shipping 7V2 Ibs.
$1
Designers and manufacturers of quality power supplies
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UNIVERSAL
POWER SUPPLIES
'±''"-*"f: '' ,a -' ' •(••
: '^:',&$$
0-30 volts, up to 4 amps.
Regulation: Better than ±0.01% +1 Mv for
line and load.
5«,"W X 3K."H x 7WD
WEIGHT: Net 8V4 IbS.,
Shipping 10V4 Ibs.
0-30 volts, up to 6 amps
(see chart). Regulation: ±0.01% +1 Mv for
line and load.
3K«"H * 9%"D
WEIGHT: Net ll'/2 Ibs.,
Shipping 14 Ibs.
0-30 volts, up to 12 amps
(see chart). Regulation: ±0.01% +1 Mv for
line and load.
5VW x 5%,"H x 9WD
WEIGHT: Net 15Vz Ibs.,
Shipping 19 Ibs.
0-30 volts, up to 15 amps
(see chart). Regulation: ±0.01% +1 Mv for
line and load.
7V2"W X 5VH x 9%"D
WEIGHT: Net 20V4 IDs.,
Shipping 24V4 Ibs.
0-30 volts, up to 24 amps
(see chart). Regulation: ±0.01% +1 Mv for
line and load.
7V2"W x 5&"H x 11WD
WEIGHT: Net 25% Ibs.,
Shipping 30V4 Ibs.
'0-30 volts, up to 34 amps
(see chart). Regulation: ±0.01% +1 Mv for
line and load.
7V2"W x 5Hi"H x 16i/2"D
WEIGHT: Net 341/2 Ibs.,
Shipping 39V2 Ibs.
Pioneers of the UNI concept in power suppf/es
POWER/MATE CORP.
514 S. River Street Hackensack, New Jersey 07601
(201) 343-6294
POWER SUPPLY OPERATING INSTRUCTIONS
1.0 GENERAL
All Power/Mate power supplies .are carefully inspected and tested to insure conformance to our published
specifications as stated in the catalog. However, to insure satisfactory performance and long life, it is
important to operate and maintain the power supply properly in accordance with these instructions.
2.0 POWER SUPPLY MOUNTING
All Power/Mate supplies are designed for convention cooling. However, it is important not to impede the
air flow across and through the power supply case. Heat is the primary cause of failure in any piece of elect-
ronic equipment. Impeding the flow of convection air through your power supply may result in a shortening of
the long-life designed into by Power/Mate.
Conversely, forced air, from a small fan, through the heat generating components of the power supply,
can overcome any impedimentof the natural convention air flow. If there is any doubt as to the amount of con-
vection air flow thrcugh~your Power/Mate power supply, the use of a small fan to insure a satisfactory air flow
is recommended.
When chassis mounting any Power/Mate power supply using the bottom mounting holes, make sure that the vent-
ilation holes in the power supply chassis are not covered by the mounting chassis. The mounting chassis should
have cut-outs approximating the ventillating holes in the power supply. This permits the normal air convection
throught the power supply.
An alternative method to permit proper air convection current is to provide a 1/2 inch space (minimum) bet-
ween the power supply and the mounting chassis.
Detailed mounting and outline dimensions for most Power/Mate power supplies are given in the general Power
Mate power supply catalog.
3.0 OUTPUT VOLTAGE ADJUSTMENTS
The output of most Power/Mate power supplies can be adjusted simply by monitoring the output voltage on a
meter placed across the output terminals or by means of the front panel meter (where applicable.)
Many power supplies have both a coarse and fine voltage control to more accurately set the output voltage.
3.1 UNI SERIES POWER SUPPLY OUTPUT ADJUSTMENT
All UNI Series (universal series) power supplies as shipped from the factory are set for a nominal 5 volts
output. These power supplies may be set for any output from zero to 30 volts by the following procedure:
1. Remove the cover on case size A, B, and BB. Remove the rear panel on case size C through H.
2. Select the proper tap for the desired output voltage range. The voltage range for each tap is
indicated on the transformer.
3. Set coarse and fine voltage controls (accessible from terminal block side of power supply) to O
nominal center position.
4. Make sure + (pos.) terminal and + sense terminal are connected together. Similarly, make sure 1
- (neg.) terminal and - sense term are connected together.
5. Connect 115 volt to AC input terminals.
..6. Connect an accurate meter to DC output terminals of power supply.
7. Adjust the coarse voltage control to the desired output voltage.
8. Turn off the AC, replace the cover or rear panel. The fine voltage control may be used to more
accurately adjust the output voltage to the precise desired value.
***CAUTION***
THE POWER SUPPLY MAY BE DAMAGED IF THE COARSE CONTROL IS SET TO OPERATE THE POWER SUPPLY OUTSIDE OF THE VOLTAGE
RANGE LIMITS NOTED ON THE TRANSFORMER TAP RANGE SETTING INSIDE OF THE POWER SUPPLY.
4.0 LOCAL-REMOTE LOAD. SENSING
Many power supplies have the remote local load sensing feature. This feature is available on power supplies
with +sense and -sense terminals marked on the terminal block. Power supplies shipped from the factory are nor-
mally connected for local sensing. Connections for remote or local load sensing is shown in Fig. 1.
5.0 OUTPUT CURRENT ADJUSTMENT
On power supplies with an output current limit control, this may be adjusted as follows:
Connect an ammeter across the output terminals of the power supply. Use an ammeter with a range greater than
the desired current limit setting. Remove all other loads from the power supply. Apply AC to the input of the
power supply and adjust the current limit control to the desired current as indicated on the ammeter. This ad-
justment limits the output current from the power supply under all load conditions.
***CAUTION***
Make sure that this current setting is within the ratings of the power supply otherwise overheating and possible
damage may occur to your power supply. Make certain that the power supply output voltage is set to the normal
output voltage under normal or open circuit load conditions, before adjusting the current setting. Make sure
the current setting is set beyond the "knee" of the current setting, otherwise the voltage regulation of the power
supply may be affected.
On power supplies with front panel meters, it is only necessary to short circuit the output of the power supply.
The current adjust may be set to the desired current limit as indicated on the front panel meter.
6.0 OVERVOLTAGE ADJUSTMENT
Many Power/Mate power supplies have overvoltage protection built-in to the power supply. This unit is also
available as a separate unit.
The adjustment and checking of the overvoltage feature can be accomplished as follows:
Set the overvoltage adjustment to the highest voltage setting. Set the power supply output voltage to the
desired overvoltage set point and monitor the output on a voltmeter. Typically, the overvoltage set point is at
least 157. plus one volt above the normal output voltage of the power supply. This prevents spurious triggering
of the OVP from external transients. Turn the overvoltage control slowly until the output voltage of the power
supply drops from the set point to approximately 0.6 volts. Turn off power for 15 seconds and readjust power
supply voltage controls to normal setting. Re-apply power and readjust output voltage to normal output voltage.
In the event that the power supply cannot be adjusted to the desired overvoltage set point, an externally
adjustable power supply connected across, the. outpu.t terminals of the. power supply may be used.
Under certain conditions, the AC input current can become large when the overvoltage protector operates.
It is recommended the following fuse rating be used in the AC input lead to the power supply.
_ , -,, ,, Output voltage x output current x A
Input fuse rating, Slo-blo type= P Nominal line voltage
7.0 SERVICE
When additional instructions are required or repair service is desired, contact the Power/Mate Corp. where
trained personnel and complete facilities are ready to assist you.
•' Please include the power supply model and serial number together with complete details of the problem. On
receipt of this information, Power/Mate will supply service data or advise shipping for factory repair service.
All repairs not covered by the warranty will be billed at cost and an estimate forwarded for approval before
work is started. {
8.0 PARTS ORDERING
Standard components and special components used in any Power/Mate power supply can be obtained from the
factory.
The following information must be included when ordering parts:
1. Model number and serial number of power supply and purchase date.
2. Power/Mate part number..
3. Description of part together with, reference designation.
4. If part is not an electronic part, or is not listed, provide a description, function, and
location of the part.
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SUPPLEMENT mz
1024x1 BIT DYNAMIC
1 r j &
t . ."» "".; ^
IWM W A
FEATURES
D 1024x1 RAM in 16-pin package
D Functionally equivalent to Mostek MK4006/4008 RAM's
DESCRIPTION
This 1024x1 Bit Dynamic Ram is.selected from Mostek's MK4006
and MK4008 RAMs. See the MK4006/4008 data sheet for addi-
tional information, including timing diagrams.
FUNCTIONAL DIAGRAM
C, C, C, C. Cj
ABSOLUTE MAXIMUM RATINGS
Voltage on any pin (except VGG) relative to Vss....'. +0.3 to -10V
Voltage on VeG pin relative to Vss +0.3 to -20V
Operating Temperature ....0°C to +70°C
Storage Temperature Range -55°C to +150°C
RECOMMENDED DC OPERATING CONDITIONS
(0° C <TA < 70°C)
«i^ J*
«V55-?
V,u
•V,H
PARAMETER
Supply Voltage
Supply Voltage
Input Voltage, Logic 0
Input Voltage, Logic 1
WIN
+4.75
-11.4
/*»*~te^
' Vs$-1 !!
MK 4008,-S P
MAX
+ 5.25
-12.6
+ 0.8
Vss
UNITS
V
V
V
V
NOTES
RECOMMENDED AC OPERATING CONDITIONS'"
(0° C <TA < 70°C)
tRC
'we
IWP
'AW
'OLD
'RDLY
PARAMETER
Read Cycle Time (Fig. 1)
Write Cycle Time (Fig. 2)
Write Pulso Width (Fig. 2)
Address-to-Write Delay (Fig. 2)
Data-to-Write Lead Time (Fig. 2)
Refresh Time (Fig. 3)
MK 40
MIN
800
1
450
550
500
08-9 P
MAX
1
UNITS
ns
us
ns
ns
ns
ms
NOTES
tv/P= 450 ns
tAW = 550 ns
twp = 450 ns
tWP=450 ns
See Note 2
DC ELECTRICAL CHARACTERISTICS
(Vss = +5V ± 5%; VOD = -12V ± 5%; 0°C < TA < 70° C unless otherwise noted)
'ss. 'DO
I.H
IIL
IOH
!«.
PARAMETER
Supply Current: At TA=0°C
At TA = 70°C
Input Current, Logic 1, Any Input
Input Current, Logic 0, Any Input
Output Current, Logic 1
Output Current, Logic 0
MK 4
MIN
-5
-5
0.6
008-9 P
MAX
32
27
+ 5
+ 5
5
UNITS
mA
mA
MA
MA
mA
,iA
NOTES
Output
Open
V, = VSS-1V
V, = 0.8V
Note 3
AC ELECTRICAL CHARACTERISTICS
(Vss - +5V ± 5%; VDD = -12V ± 5%; O'C < TA < 70° C unless otherwise noted)
^ACCESS
tCE
tcD
c,
C0
PARAMETER
Read Access Time
Chip Enable Time . . • .
Chip Disable Time
Input Capacitance, Any Input
Output Capacitance
MK 4
MIN
008-9 P
MAX
800
450
450
5.0
10
UNITS
ns
ns
ns
PF
PF
NOTES
Note 1
Note 1
TA=25°C; V, = VSS;
f=1MHz
TA=25°C; V0=VSS-5V;
f=1MHz
Sfri--
NOTES:
(1) Measurement Criteria: Input voltage swing, all inputs: 0.8V to Vss — 1
Input rise and fall times: 20 ns
:• Measurement point on input signals: +1.5V above ground
Measurement point on output signal: +60 mV above
ground, using a load circuit of a 200 ohm resistor
in parallel with.a 100 pF capacitance connected to
ground.
(2) WY is the'time between refresh cycles for a given row address.
(3) Steady-state values. (Refer to Fig. 1A for clarification)
TIMING
120mV I,
MK4008-9P 108mV -
MK4008-9P MraV
MK4C08-9P 20mV
NEW
ADDRESS
ACCESS TIME (Fig. 1-A)
Figure 1-A illustrates the measurement
of access time after application of new
address for the MK 4008-9 P.
t,-200nanosec (Typ)
57
1024x1 BIT DYNAMIC
B
t/^vT^Miiis. \ . j :;:] -y ?.
o
M
FEATURES:
D TTL/DTL compatible inputs
n No clocks required
D Access time:
MK 4006, -6 P: under 400 ns
MK 4008, -6 P: under 500 ns
D Standby power: under 50 mW
D 16-pin standard CDIP
n Supply voltage: +5V and -12V
DESCRIPTION
This is a family of MOS dy-
namic 1024x1 random-access
memories having identical func-
tional characteristics, differing
only in speed and power-down
capabilities. Access time in the
MK4006P is less than 400ns;
in the IVK4008P, less than 500
ns. The MK 4006-6 P and the
MK 4008-6 P are identical to
the MK4006P and M.K4008-P,
respectively, except that they
are specially tested for power
down operation.
r^f '.'. ' '' ' . -' - " • .•"-'
v'Full address decoding/is pro-
t-vided internally. Information is
.read gut non -des t ruc t i ve l y
..^ (NDRQ) and has the same po-
• larityia's the input dat
allows economical use in
small systems by eliminating
the need for special interface
circuitry. Large main-memory
applications also benefit from
the low drive-voltage swings as
well as the packing density af-
forded by the standard 16-pin
dual-in-line packaging and low
standby power.
The internal memory element
of this RAM is a capacitance,
and refreshing must be period-
ically initiated (see TIMING).
However, «•; 'liornr.i docodinq
<JQd,..sensing is static*? so that
precharging or clocking nor-
mally associated with dynamic
memories is not required. From
the user's viewpoint, memory
control and addressing are es-
sentially those of a static de-
vice.
v.N'oisi?s'uppress73h measures
normally employed in DTL or
TTL systems are sufficient. High
voltage input swings and high
peak-current line drivers are
unnecessary for driving mem-
ory inputs, and the memory itself
does not exhibit large supply
current transients.
minimize propagation delay.
Output current is sourced from
:j VSs ( + 5V), and easily sensed
,' using readily available compo-
nents. A logic Ijat the output
^ terminal appears as a • 5,000
.Ohm resistpr|(MK 4006) to +5V;
a logic 0 as an open circuit.
The performance of this RAM
is made possible by Mostek's
ion-implantation process. In ad-
dition to otfering low threshold
voltages for TTL/DTL compati-
bility and utilizing conventional
P-channel processing, ion-
implantation allows both en-
hancement (normally OFF) and
depletion (normally ON) MOS
transistors to be fabricated on
the same chip. By replacing
J conventional MOS load resis-
tors with constant-current de-
pletion transistors, operational
speeds and functional density
are increased.
FUNCTIONAL DIAGRAM
PIN CONNECTIONS
C 2 l c
C i2 :
R/W3C
R 3 5 C
R 4 6 C
R 5 7 C
R i 8 C
" H 1 6 C 3
:15C4
314 C_5
D13CE
312 DOUT
311 DIN
310 Vss
39 VDD
ABSOLUTE MAXIMUM RATINGS
Voltage on any pin relative to Vss ...
Operating Temperature-
Storage Temperature Range
+0.3 to -20V
O'C to +70°C
,-55'C to +150°C
RECOMMENDED DC OPERATING CONDITIONS
(0° C $TA < 70°C)
Vss
VDD
V,L.
V,H
VSB
PARAMETER
^ Supply Voltage
$ Supply Voltage
Input Voltage, Logic 0
Input Voltage, Logic 1
Standby Supply Voltage (Fig. 4)
MK4006P
MK 4006-6 P
WIN MAX
+4.75
-11.4
v»-i
Vss-4
MK4008P
MK 4008-6 P
WIN MAX
+5.25
-12.6
+0.8
Vss
V5S-6
UNITS
V
V
V
V
V
NOTES
Notel
it
RECOMMENDED AC OPERATING CONDITIONS'2)
(0° C <TA < 7CTC)
tRC
twc
twp
JAW
WD
tftDLY
ICDPD
PARAMETER
Read Cycle Time (Fig. 1)
Write Cycle Time (Fig. 2)
Write Pulse Width (Fig. 2)
Address-to-Write Delay (Fig. 2)
Data-to-Write Lead Time (Fig. 2)
Refresh Time (Fig. 3)
Chip-Disable-to-Power-Down
Delay (Fig. 4)
MK40
MK400
MIN
400
650
250
400
300
200
06 P
6-6 P
MAX
2
MK4
MK40
MIN
500
900
400
500
400
200
008 P
08-6 P
MAX
2
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ms
ns
NOTES
twp=250 ns
twp=400 ns
tAW = 400 ns
tAW=:500 ns
twp=250 ns
twp=400 ns
twp=250 ns
twp=400 ns
See Note 3.
See Note 1
., See Note 4
DC ELECTRICAL CHARACTERISTICS
(Vs$ = +5V ± 5%; VDD = -12V ± 5%; 0°C < TA < 70°C unless otherwise noted)
Usi 'DO
PSOBY
1.H
I.L
IOH
lot
PARAMETER
Supply Current: At TA=0°C
At TA=70°C
Power Dissipation, Standby
Input Current, Logic 1. Any Input
Input Current, Logic-0, Any Input
Output Current, Logic 1
Output Current, Logic 0
MK4
MK4C
MIN
-5
-5
1.0
006 P
06-6 P
MAX
32
27
50
+5
+5
5
MK4
MK40
MIN
-5
-5
0.8
008 P
08-6 P
MAX
32
27
50
+ 5
+5
5
UNITS
mA
mA
mW
/•A
M
mA
^A
NOTES
Output
Open
Vss- VDD = 5V; Note 1
V,=VSS-1V
V, = 0.8V
Note 5
51
AC ELECTRICAL CHARACTERISTICS
(Vss = +5V - 5%; VOD = -12V 3; 5%; 0°C < TA < 70°C unless otherwise noted)
^ACCESS
tci
tcD~
c,
C0
CDO
PARAMETER
Read Access Time (Fig. 1 & 1-A)
Chip Enable Time (Fig. 1A & 5)
Chip Disable Time (Fig. 1A & 5)
Input Capacitance, Any Input
Output Capacitance
VDD Capacitance
MK4C
MK40I
WIN
)06P
)6-6P
MAX
400
350
350
5.0
10
75
MK4
MK40
MIN
D08P
08-6 P
MAX
500
450
450
5.0
10
75
UNITS
ns
ns
ns
PF
PF
PF
NOTES
Note 2
Note 2
TA=25'C; V, = VSS;
f=1MHz
TA=25°C; V0 = VS5-5V;
f=1MHz
TA = 25°C; Note 6
NOTES:
(1) Applies to MK 4006-6 and MK 4008-6 only. .-
(2) Measurement Criteria: Input voltage swing, all inputs: 0.8V to Vss— 1
Input rise and (all times: 20 ns
Measurement point on input signals: +1.5V above ground
Measurement point on output signal: -f-60 mV above ground, using a load circuit of a 200 ohm resistor in parallel
with a 100 pF capacitance connected to ground.
(3) t,OLY is the time between refresh cycles for a given row address.
(4) A VDO rise time of 20 ns is assumed. Longer rise times will lower the minimum value of tcopo required.
(5) Steady-state values. (Refer to Fig. 1A for clarification)
(6) Average capacitance of the V00 terminal relative to the Vss terminal. Measured by switching the VDO terminal from 0V to —12V with an
applied Vj. = 5V. Peak IOD is observed a.id the circuit replaced by a capacitance whicn yields the same peak current as the circuit
under test.
TIMIf'G (Note 2)
CHIP
ENABLE
R/W
1
FIG. 1
READ
CYCLE
ADDRESS
DATA
OUTPUT
V
sSOns
\r
/L
-twees'
V
A
READING (Fig. 1)
Reading is accomplished with the Read/
Write input held high. Data output di-
rec t ly fo l lows the app l i ca t i on of an
address. As long as the address is un-
changed and the chip enabled, data out-
put will remain valid until the next refresh
•cycle. Input addresses can be changed
as soon as output data is accessed. Any
address can be applied repetitively with-
out degrading stored data, providing that
the refresh period of 2 rris is observed.
M
200X IOH
MK4006P 180mV
MK4008P HlmV
MK4006.8P SOraV
MK4006.8P 60mV
MM006.8P 40mV
MK4006.8P 20mV
200X. !„
NEW
ADDRESSf -1MB,
ti=20na.iosec(Max)
TIME-
t !=200nanosec(Max), lOOnanosec(Typ)
ACCESS TIME (Fig. 1-A)
Figure 1-A illustrates the measurement
of access time after application of new
address for the MK 4006 P and the MK
4008 P.
TIMING
(Note 2)
WRITING (Fig. 2)
Writing is accomplished by bringing the
Read/Write input low with valid data
present at the data input and the Chip-
Enable input low (chip enabled). Follow-
ing the return of the Read/Write line to a
high state, new address and input .data
can be applied. If a read-after-write oper-
ation is desired, valid data will appear at
the output within one read access time
following the rising edge of the Write
Pulse. Read-modify-write operation is
easily -achieved by delaying the Write
Pulse until data has been read and modi-
fication is complete..
REFRESHING (Figs. 2 & 3))
The dynamic memory cell employed in
the MK 4006 P and MK 4008 P will not
store data indefinitely. Stored data must
be written back into the cell at least once
every 2 ms. Rewriting is accomplished in-
ternally without the need to reapply ex-
ternal data. This rewriting operation is
called refreshing.
Refreshing of the MK 4006 P and MK
4008 P is accomplished during both write
cycles and refresh cycles. During a write
cycle the state of the Row Address
(R,-R5) determines which of the 32 mem-
ory matrix rows wi l l be internal ly re-
freshed. 'An-entire "row*'{32-bits)..;jgcjig?
Qr_esh_ed.'during one write cyclgV'Since it
- is "difficult in practice to assu're that each
of the 32 possible R addresses is asso-
ciated with a write cycle in every 2 ms
period, a separate refresh cycle is nor-
mally employed.
The- refresh 'cycle"is identicahto the 'wflf^f
fcycie except that the.chip~.~is disable.^
^hiJ,e^he.Read/.Write-.line.is pulsed. Dis-
abling the chip removes the data output
and prevents data at the data input from
being written into the memory. An entire
refresh cycle consists of 32 address
changes and associated write pulses, in-
volving a total time of approximately 20
microseconds.
STANDBY MODE (Fig. 4)
Power dissipation of the MK 4006-6 P and
MK 4008-6 P can be reduced below 50
mW without loss of stored data by low-
ering the VDD supply voltage to system
ground (VSS-5V). Figure 4 illustrates the
proper input conditions that should be
observed when reduc ing VDD. If the
standby mode is maintained as long as
2' milliseconds, the V00 supply should be
returned to -12V and a refresh cycle
initiated. Read or write cycles can com-
mence immediately following the return
of V'pp to -12V.
ADDRESS
FIG. 2
WRITE
CYCLE
R/W
DATA
INPUT .^_^v
CHIP
ENABLE
FIG. 3
REFRESH ADDRESS
CYCLE
R/W
-toe —
V
A
CHIP
ENABLE _ ;
ICOPO
, - 1.5V
FIG. 4
STANDBY
MODE
VDD
-11.4V.
R/W . 1.5V J.
-Vss(+5V)
VSB
-VDD(-12V)-
I >20ns
-II-
- POWER DOWN PERIOD-
—>0ns
1.5V
-11.4V
53
TIMING
(Note 2) CHIP •
ENABLE
CHIP ENABLING (Fig. 5)\
The negative-going CE enables the chip,
and output data becomes valid within
tCE time. Return of the CE input to logic
1 disables the chip; data out remains for
tco time.
FIG. 5
CHIP
ENABLING
DATA
OUTPUT
-ttt-
CHJL
ENABLE
DATA '
OUTPUT.
-tco "
TESTING CONSIDERATIONS
For a complete discussion of testing this memory, see Mostek's
Applications Note AN-103.
The functional diagram (Fig. 6) indicates signal flow for se-
lected row and column.
A simplified listing of functional tests is shown in Table 1.
(high = Logic 1; low = Logic 0)
Tests are performed in an address sequence which requires
the maximum number of changes in the row and column de-
coders between addresses. Addressing Rows 0 through 31 is
accomplished by using the binary equivalent of the row
address. The internal organization of the memory matrix re-
quires the logic shown in Fig. 7 for column addresses; this
logic provides the necessary conversion from binary equiva-
lent to column address.
TABLE 1: FUNCTIONAL TESTS (SIMPLIFIED)
Fig. 6
3
READ/WRITE -
2 1 16 1514
Ci C; C3 C, C5
1 1 1 1 1
TEST
DESC.
Bill
Decoder Test1
Column Shorts
& No Write
During
Disable
Row Shorts,
No Read
During Disable,
i Max. Power
Access Time.
Refresh.
Write Cycle.
& Standby1
Disturb Test
TEST
SEQ.
First
Next
First
Next
Next
First
Next
Next
First
Next
Next
First
Next
Next
Next
OPER.
Write
Read
Write
Write
Read
Write
Read
Reed
Write, Write
Delay
Read
Write Row
ol 1's
Write Adj.
Row with O'i
Continue
Writing Same
Row for Max.
Refresh Delay
Read
original Row
of 1's
CHIP
ENABLE
E
E
E
0
E
E
D
E
E
D
E
I
E
E
E
DATA -
INPUT
Parity
V-Bar
—
V-Bar
H Bar
1
0
v.Bar,TI7r
0
1
0
0
,
COMPARE
DATA
Parity
V-Bar
0
H-Bat
V-Bar
1
1. Test performed as shown and repeated with complementary data.
SELECTED PATH
SIGNAL FLOW
SELECTED COLUMN
Fig. 7
- C i
FROM
TESTER
21.
23.
2«
-Cz
-C]
TO RAM
UNDER
TEST
-Cs
PACKAGE (16-lead ceramic dual-in-line
hermetic package)
INDEX DOT
OR TRIANGLE-O~tl U U U U U U U
L a 30
~ 7<0
090MIN -*
NOTE:
». PIN I IS DESIGNATED BY
AM rt4DEX DOT C« TRIANGLE
B CEHAViC TO 5E CENTERED ON
L!AO TRAME VVITMIfJ 0^*0"
C. ALL DIMENSIONS IN INCHES
ORDERING INFORMATION
MK 4006 P: 1024x1 RAM/\v/400 ns access time
MK 4008 P: 1024x1 RAM/w/500 ns access time
MK 4006-G P: Power-dov/n version o? MK 4006 P
MK 4008-6 P: Power-down version of MK 4008 P
APPLICATION
SENSE AMPLIFIERS FOR MK 4006/4008 P RAM's
Since the interface circuitry used to convert memory
signals to system logic levels strongly influences sys-
tem access times, this circuitry should always be de-
signed to meet the speed and cost requirements of the
particular application.
Fig. 1-A (See "Timing") is shown to assist in the design
of" such amplifiers. This figure shows output voltage
(across a specified load) vs. time from application of
new address with several points indicated where speci-
fied voltage levels are referenced to specific times. Al-
though all the various access times vs. output current
levels cannot be shown, a few guidelines are given for
interpolation between the specified points.
In Fig. 1-A, the two points at taccejj + 20 nsec give the
minimum "1" level and the maximum "0" level for this
particular time (80 mV and 40 mV respectively). At
Wen + ?00 nsec, voltage levels are specified for the
9*0% and 10% points of the minimum "1" and maxi-
mum "0" levels.
INTERPOLATION
These interpolation guidelines are selected to give the
designer a high level of confidence in his sense ampli-
fier design.
From O to 1: This portion of the access curve can be
estimated by two linear portions: (1) from the 60 mV to
the 80 mV level; and (2) from the 80 mV level to 180/
144 mV level.
From 1 to O: This portion of the access curve can be
estimated by a semi-logarithmic plot decreasing 20 mV
for each decade or 10 nsec of time added to taccell, with
the end points being 60 mV at 2 nsec and 29 mV at 200
nsec.
EXAMPLE: Let us consider how this data can be used
in a sense amplifier design utilizing the 75107/108
Dua -Line-Receiver-and-Driver.
The manufacturer's data sheet for this circuit shows us
that at strobe time, three conditions of the line receiver
can exist: (1) the input voltage differential can be more
positive than 25 mV, resulting in a logic 1 at the output
(Input differential voltage is referenced to the inverting
terminal); (2) the input differential can be more negative
than 25 mV, resulting in a logic O at the output; (3) the
input differential is less than 25 mV (absolute value),
which will result in an output of an undetermined state.
In other words, the line receiver has-a 50 mV "window"
centered around zero, and a signal must fall outside
this window to provide reliable information at the output.
The standard configuration for using the 75107/108 as
a sense amp is shown in Fig. 8 with the voltage and
current conventions used in this analysis.
FIG. 8: Illustrating use of 75107/108 Line Receivers
as sense amplifiers for the MK 4006/4008 P.
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From the worst-case access at the chip level, one can
use the interpolation technique described above to de-
termine maximum "O" current level |IOLC(MAX)] and
the minimum "1" current level [IOH(MIN)|.
However, to use a worst-case approach to this design,
in addition to the chip's characteristics, one must in-
clude in the "O" level current the effect of leakage
from all outputs that are wired together. Also the input
currents required by the 75107/108 (75 mA and 10 mA)
must be included. Let us call this IOLT(MAX):
IOLT(MAX) = IOLC(MAX) + (N-1) (5 M) [1]
where N = number of outputs wired together
Using the maximum zero level at the line receiver input
(V,D < -25mV = V,o), the following equation is de-
rived:
IOLT(MAX) =|,-|J + IIL(MIN)
and IIL(MIN) = 0 ^ A
therefore:
V~ + V + V-
I (MAYt — ID IDIOLT( X) -_ ___
[2]
[3]
Using the minimum "1" level at the line receiver input
(V,D > +25 mV = V,o), the equation becomes
IOH(MIN) = |,-|1 + |IH(MAX)
and IIH(MAX) = 75 /iA
IOH(MIN) =__!»
R1 R2
+ 75
[4]
[5]
Solving these equations ([3] and [5]) simultaneously
yields R1 and R2.
As an example, assume a memory system with 4 out-
puts wired-ORed to a sense amplifier, requiring a chip
access time of 460 nsec. Then the associated current
and resistor values are:
IOLT(MAX) = 152.3 /(A + 3 (5 ,.A) = 167.3 ^A
IOH(MIN) == 511.12 ^A
. Therefore: • .
. -R1 = 190 o '
R2 = 16.5 Kfi
Sense amplifiers vary from the very fast, low-threshold
types to the slower, high-threshold kind. The ideal
choice will depend on the application. Fig. 1-A and the
guidelines in this note are intended to help the designer
tailor his sense amplifier design to meet the speed and
cost requirements of his particular application.
It should also be noted that a portion of the output
current from the memory chip is used to charge the
capacitance on the data output. If the output impedance
differs greatly from the specified load, this current must
also be calculated.
-v
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APPENDIX C
DIGITAL INTERFACE CONTROL BIT ASSIGNMENTS
.DIGITAL INTERFACE. NO. One
WORD 0
BIT
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
SIGNAL NAME
Red Input Enhancement Data LSB 6 ..
Red Input Enhancement Data 5
Red Input Enhancement Data . 4
Red Input Enhancement Data 3
Red Input Enhancement Data 2
Red Input Enhancement Data MSB 1
Green Input Enhancement Data LSB 6
Green Input Enhancement Data 5
Green Input Enhancement Data . 4
Green Input Enhancement Data 3
Green Input Enhancement Data . 2
Green Input Enhancement Data MSB 1
Blue Input Enhancement Data LSB 6
Blue Input Enhancement Data 5
Blue Input Enhancement Data 4
Blue Input Enhancement Data 3
Blue Input Enhancement Data - 2
Blue Input Enhancement Data MSB 1
Load Sequencer Clock
Load Sequencer Reset
Channel TWO Write Enable
Channel THREE Write Enable
Channel ONE Write Enable
TO
Red Enhancement Table
Red Enhancement Table
Red Enhancement Table
Red Enhancement Table
Red Enhancement Table
Red Enhancement Table
Green Enhancement Table
Green Enhancement Table
Green Enhancement Table
Green Enhancement Table
Green Enhancement Table
Green Enhancement Table
Blue Enhancement Table
Blue Enhancement Table
Blue Enhancement Table
Blue Enhancement Table
Blue Enhancement Table
Blue Enhancement Table """
Digital Multiplexer
Digital Multiplexer
Red, Green, & Blue Enhancement Table
Red, Green & Blue Enhancement Table
Red, Green & Blue Enhancement Table
DIGITAL INTERFACE. NO. One
WORD 1
BIT
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
SIGNAL NAME
Red Grid Data LSB 6 ,
Red Grid Data 5
Red Grid Data 4
Red Grid Data . 3
Red Grid Data 2
Red Grid Data MSB 1
Green Grid Data LSB 6
Green Grid Data . J 5
!
Green Grid Data . . 4
Green Grid Data 3
Green Grid Data .. 2
Green Grid Data MSB 1 ~
Blue Grid Data LSB 6
Blue Grid Data 5
Blue Grid Data 4 -
Blue Grid Data 3
Blue Grid Data 2
Blue Grid Data MSB 1
TO
Red Enhancement Table
Red Enhancement Table
Red Enhancement Table
Red Enhancement Table
Red Enhancement Table
Red Enhancement Table
Green Enhancement Table
Green Enhancement Table
Green Enhancement Table
Green Enhancement Table
Green Enhancement Table
Green Enhancement Table
Blue Enhancement Table
Blue Enhancement Table
Blue Enhancement Table
Blue Enhancement Table
Blue Enhancement Table
Blue Enhancement Table **'
DIGITAL INTERFACE NO; One
WORD 2
BIT
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
SIGNAL NAME
Red Cursor Data LSB 6 *•
Red Cursor Data 5
Red Cursor Data 4
Red Cursor Data .. ~ 3
Red Cursor Data 2
Red Cursor Data MSB 1
Green Cursor Data LSB 6
Green Cursor Data 5
Green Cursor Data 4
Green Cursor Data . 3
Green Cursor Data . 2
Green Cursor Data MSB 1
Blue Cursor Data LSB 6
Blue Cursor Data 5
Blue Cursor Data . 4
Blue Cursor Data . 3
Blue Cursor Data 2
Blue Cursor Data MSB 1
TO j
Red Enhancement Table 1
Red Enhancement Table
Red Enhancement Table
-Red. Enhancement Table
Red Enhancement Table
Red Enhancement Table
Green Enhancement Table
Green Enhancement Table
Green Enhancement Table
Green Enhancement Table
Green Enhancement Table
Green Enhancement Table
Blue Enhancement Table
Blue Enhancement Table
Blue Enhancement Table
Blue Enhancement Table
Blue Enhancement Table
Blue Enhancement Table
DIGITAL INTERFACE NO. • One
WORD 3
BIT
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
SIGNAL NAME
Grid Channel Select one •
Grid Channel Select two
Grid Channel Select three
Grid Channel Select four
Grid Channel Select five
Grid Channel Select six
Grid Channel Select seven
Grid Channel Select eight
Cursor Channel Select one
!Cursor Channel Select two
Cursor Channel Select three
Cursor Channel Select four
Cursor Channel Select five
Cursor Channel Select six
Cursor Channel Select seven
Cursor Channel Select eight
Matting Channel Select one
Matting Channel Select two
Matting Channel Select three
Matting Channel Select four
Matting Channel Select five
Matting Channel Select six
Matting Channel Select seven
Matting Channel Select eight
TO
Digital Multiplexer
Digital Multiplexer
Digital Multiplexer
Digital Multiplexer
Digital Multiplexer
Digital Multiplexer
Digital Multiplexer
Digital Multiplexer
Digital Multiplexer
Digital Multiplexer
Digital Multiplexer
Digital Multiplexer
Digital Multiplexer
Digital Multiplexer
Digital Multiplexer
Digital Multiplexer
Digital Multiplexer
Digital Multiplexer "*
Digital Multiplexer
Digital Multiplexer
Digital Multiplexer
Digital Multiplexer
Digital Multiplexer
Digital Multiplexer
DIGITAL INTERFACE NO.. One
Word 5
BIT
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
SIGNAL NAME
Channel One Analog Select 1
Channel One Analog Select 2
Channel One Analog Select 3
Channel One Analog Select 4
Channel One Analog Select 5
Channel One Analog Select 2f (o
Channel One Analog Select $f ~7
Channel One Analog Select x^" %
Channel One Analog Select x8" f
Channel 6ne Analog Select %r /O
Channel One Analog Gain Half
channel One Analog Gain Third
Channel Two Analog Select 1
Channel Two Analog Select 2
Channel Two Analog Select 3
Channel Two Analog Select 4
Channel Two Analog Select 5
Channel Two Analog Select 6
Channel Two Analog Select 7
Channel Two Analog Select 8
Channel Two Analog Select 9
Channel Two Analog Select 10,
Channel Two Analog Gain Half
Channel Two Analog Gain Third
TO
Analog Distributor
Analog Distributor
Analog Distributor
Analog Distributor
Analog Distributor
Analog Distributor
Analog Distributor
Analog Distributor
Analog Distributor
Analog Distributor
Analog Distributor
Analog Distributor
Analog Distributor
Analog Distributor
Analog Distributor
Analog Distributor
Analog Distributor
Analog Distributor **'
Analog Distributor
Analog Distributor
Analog Distributor
Analog Distributor
Analog Distributor
Analog Distributor
. DIGITAL INTERFACE N0.___0ne_
WORD 6 '- .
BIT
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
SIGNAL NAME
Channel Three Analog Select 1
Channel Three Analog Select 2
Channel Three Analog Select 3
Channel Three Analog Select 4
Channel Three Analog Select 5
Channel Three Analog Select 6
Channel Three Analog Select 7
Channel Three Analog Select 8
Channel Three Analog Select 9
Channel Three Analog Select 10
Channel Three Analog Gain Half
Channel Three Analog Gain Third
Single Channel Select One
Single Channel Select Two
Single Channel Select Three
Super Two Control
Super THree Control
Address Mux One Read
Address Mux One Write
Address Mux Two Read
Address Mux Two Write
Address Mux Three Read
Address Mux Three Write
Matting Control
TO 1
Analog Distributor
Analog Distributor
Analog Distributor
Analog Distributor
Analog Distributor
Analog Distributor
Analog Distributor
Analog Distributor
Analog Distributor
Analog Distributor
Analog Distributor
Analog Distributor
Video Sequencer
Video Sequencer
Video Sequencer
Video SEquencer
Video Sequencer
Address Multiplexer
Address Multiplexer
Address Multiplexer
Address Multiplexer
Address Multiplexer
Address Multiplexer
Video Sequencer j
DIGITAL INTERFACE NO. Two
WORD 0
BIT
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
SIGNAL NAME
Cursor Vertical Size 1 ,
Cursor Vertical Size 2
Cursor Vertical Size 4
Cursor Vertical Size 8 '
Cursor Vertical Size 16
Cursor VErtical Size 32
Cursor Vertical Size 64
Cursor Vertical Size 128
Cursor Horizontal Size 1
Cursor Horizontal Size 2
Cursor Horizontal Size 4
Cursor Horizontal Size 8
Cursor Horizontal Size 16
Cursor Horizontal Size 32
Cursor Horizontal Size 64
Cursor Horizontal Size 128
Cursor Select Rectangular Area
Cursor Select Rectangular Outline
Cursor Select Crosshair
TO
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor • "*"
Digital Cursor
DIGITAL INTERFACE NO. Two
WORD 2 .
BIT
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
SIGNAL NAME
Cursor Position Line Number 1 ..
Cursor Position Line Number 2
Cursor Position Line Number4
Cursor Position Line Number 8
Cursor Position Line Number 16
Cursor Position Line Number 32
Cursor Position Line Number 64
Cursor Position Line Number 128
Cursor Position Line Number 256
Cursor Position Line Number 512
Cursor Position Pixel Number 1
Cursor Position Pixel Number 2
Cursor Position Pixel Number 4
Cursor Position Pixel Number 8
Cursor Position Pixel Number 16
Cursor Position Pixel Number 32
Cursor Position Pixel Number 64
Cursor Posititon Pixel Number 128
Cursor Position Pixel Number 256
Cursor Position Pixel Number 512
"~viQCf
TO
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor
Digital Cursor "*"'
Digital Cursor
Digital Cursor
I
t
DIGITAL INTERFACE NO. Two
WORD 3
BIT
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
SIGNAL NAME
Level Discriminator One Analog Video Select, 1
Level Discriminator One Analog Video Select 2
Level Discriminator One Analog Video Select 3
Level Discriminator One Analog Video Select 4
•
Level Discriminator One Upper Level Set 1
Level Discriminator One Upper Level Set 2
Level Discriminator One Upper Level Set 4
Level Discriminator One Upper Level Set 8
Level Discriminator One Upper Level Set 16
Level Discriminator One Upper Level Set 32
Level Discriminator One Lower Level Set 1
Level Discriminator One Lower Level Set 2
Level Discriminator One Lower Level Set 4
Level Discriminator One Lower Level Set 8
Level Discriminator One Lower Level Set 16
Level Discriminator One Lower Level Set 32
TO
Level Discriminator One
Level Discriminator One
Level Discriminator One
Level Discriminator One
• -•
!
•
Level Discriminator One
Level Discriminator One
Level Discriminator One
Level Discriminator One
Level Discriminator One
j
Level Discriminator One **
Level Discriminator One
Level Discriminator One
Level Discriminator One
Level Discriminator One
Level Discriminator One
Level Discriminator One
!
DIGITAL INTERFACE NO". Two
WORD 4
BIT
0
1
2
3
4
5 .
6
7
8
9
10
11
12
13
14
15
16
17
SIGNAL NAME
T.V. Line Number 1 ;•
T.V. Line Number 2
T.V. Line Number 4
T.V. Line Number 8
T.V. Line Number 16
T.V. Line Number 32
T.V. Line Number 64
T.V. Line Number 128
T.V.. Line Number 256
T.V. Line Number 512
Data Word 32
Data .Word 16
Data Word 8
Data Word 4
Data Word 2
Data Word 1
Load Clock
End Loading Signal
TO
Fast Storage
Fast Storage
Fast Storage
Fast Storage
Fast Storage
Fast Storage
Fast Storage
Fast Storage
Fast Storage
Fast Storage
Fast Storage
Fast Storage
Fast Storage
Fast Storage
Fast Storage
Fast Storage
Fast Storage
Fast Storage "~
DIGITAL INTERFACE NO. Two
WORD 5
BIT
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
SIGNAL NAME
«'
'
I
Video Disk Modulator Enable. Signal System One
Video Disk Modulator Enable. Signal System Two
Video Disk Modulator Enable. Signal System Three
Video Disk Modulator Enable. Signal System Four
Video Disk Timing Track Playback Enable
Video Disk Timing Track Record Enable
TO
• ,
•
' ' |
DR-10A Interface
DR-10A Interface
DR-10A Interface
DR-10A Interface
DR-10A Interface
DR-10A Interface
DIGITAL INTERFACE NO.
WORD 7
iT
Two
BIT
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
SIGNAL NAME
Video Disk Head Stepping System One Step >
Video Disk Head Stepping. System One Direction
Video Disk Head Stepping System One Reset
Video Disk Head Stepping System Two Step
Video Disk Head Stepping iystem Two Direction
Video Disk Head Stepping System Two Reset
WpoH A
Video Disk Signal System One Write Enable
Video Disk Signal System One Write Enable6ad B
Video Disk Signal System One Playback Enaffe
Head B
Video Disk Signal System One Playback Enable
Head A
Video Disk Signal System Two Write Enable
Video Disk Signal System Two Write Enable63
Head A
Video Disk Signal System Two Playback Enable
Head B
Video Disk Signal System Two Playback Enable
Video Disk Signal System Three Write Ena§ffd A
Head .&
Video Disk Signal System Three Write Enable
Head A
Video Disk Signal System Three Playback Enable
nead B
Video Disk Signal System Three Playback Enable
Head A
Video Disk Signal System Four Write Enable
Video Disk Signal System Four Write Enablf3
Head C
Video Disk Signal System Four Write Enable
Head A
Video Disk Signal System Four Playback EriaHIe
Head B
Video Disk Signal System Four Playback Enable
Head C
Video Disk Signal System Four Playback Enable
TO
DR-10A Interface
DR-10A Interface
DR-10A Interface
Dr-lOA Interface
DR-10A Interface
DR-10A Interface
DR-10A Interface
DR-10A Interface
DR-10A Interface
DR-10A Interface
DR-10A Interface
DR-10A Interface
DR-10A Interface
DR-10A Interface
DR-10A Interface
DR-10A Interface
DR-10A Interface
DR-10A Interface **'
DR-10A Interface
DR-10A Interface
DR-10A Interface
DR-10A Interface
DR-10A Interface
DR-10A Interface
and High Performance
with a slew rate of 10V per Msec. These models have a low
temperature coefficient of 30ppm/5C.
'.. •": This series features 8, 10, and 12 bit current
output units with output settling times of 150 nanoseconds.
Both unipolar and bipolar operation are selectable by external
pin connection. These converters have a low 15ppm/°C
temperature coefficient and are packaged in an extremely
compact case.
These models have 8, 10, and 12 bit
resolutions with fast voltage output settling times of 2 Msec.
Unipolar and bipolar operation are selectable by external pin
connection. Temperature coefficient is 20ppm/°C.
This series is identical to the DAC-V series
with the addition of an input storage register. Digital input
data applied at the storage register inputs does not cause a
change at the output until the strobe pulse enables the storage
elements.
SPECIFICATIONS COMMON TO ALL
• Operating Temperature Range 0 C to +70 C
• Storage Temperature Range —55°C to +85°C
• Inputs are DTL/TTL Compatible
• For Bipolar Outputs Offset Binary Coding is Used (2's Com-
plement Coding can be used by inverting the MSB input)
• Voltage Output Models have Output Buffer Amplifiers
• BCD Coded Models Are Unipolar Only
• Specified Accuracies are Obtained Using External Gain and
Offset Adjustments
• All Models Use 2 DILS-2 Dual-ln-Line Strips for Sockets
For extended temperature range modeis, see page 55.
LINEARITY
±'/4LSB
"^ i'/SLSB
t'/iLSB
±'/4LSB
1V4LSB
iWLSB
iViLSB
±V4LS8
±!4LSB
ACCURACY
±0.2% FSi'/iLSB
±0.2% FS ±'/»LSB
±0.2% FS i'/iLSB
±0.1%FS±'/>LSB
±.025%FS±'/>LSB
±.025% FS ±1/iLSB
±.05%FS±'/>LSB
±.01% FS ±1/iLSB
±.01% FS ±V4LSB
FSTEMP.
COEFFICIENT
±100ppm/°C
±50ppm/°C
±50ppm/°C
±30ppm/°C
±15ppm/'C
±20ppm/°C
±20ppm/°C
REFERENCE
VOLTAGE
Internal (5)
Internal
Internal
Internal
Internal
Internal
Internal
POWER
REQUIREMENT
+ 15V DC@ 10mA
-15V DC® 10mA (6)
+ 1 5V DC @ 1 5mA
-15V DC@ 10mA
±15VDC@ 20mA
±15VDC@ 25mA
±15VDC@20mA
±15VDC@30mA
±15V DC<s> 30mA
+ 5V DC <°> 180mA
CASE SIZE
2"X1"X.375"
2"X2"X.375"
2"X2"X.375" .
2"X1.5"X.375"
2"X1"X.375"
2"X2"X.375"
2"X2"X.375"
BULLETIN NO.
DA9BT10405
DA9BT10405
DA9BT10405
DHBCT 10405
DAICT10405
DVRCT10405
DVRCT10405
PRICE
(1-9)
S14.95 '
S14.95
S29.00
$29.00
S29.00
$29.00
$39.00
$39.00
$49.00 •
$49.00 i
$49.00
$49.00
$75.00
$75.00 i
$65.00 ;
$79.00
$89.00
$89.00
$69.00 i
' $79.00
$89.00
$69.00
S89.00
S79.00 ;
$99.00
S1 19.00
$79.00
$119.00
$99.00 '
$129.00
$149.00
$109.00 '
$149.00
(5) Reference is derived frcm +15V DC power supply. For stable
internal reference add suffix "R" to model number and add
$2.00 to list price.
(61 —15V DC supply required for "R" version only.
See D/A Converter Specification Guide for detailed informa-
tion on specifying model numbers for ordering purposes.
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